KSII Transactions on Internet and Information Systems (TIIS)

Korean Society for Internet Information (한국인터넷정보학회)
권호 표지
DOI QR코드

DOI QR Code

A Parallelization Technique with Integrated Multi-Threading for Video Decoding on Multi-core Systems

  • Hong, Jung-Hyun (Department of Electronics and Computer Engineering, Hanyang University) ;
  • Kim, Won-Jin (Design Solution Lab., DMC R&D Center, SAMSUNG Electronics) ;
  • Chung, Ki-Seok (Department of Electronic Engineering, Hanyang University)
  • Received : 2013.07.04
  • Accepted : 2013.09.21
  • Published : 2013.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

Increasing demand for Full High-Definition (FHD) video and Ultra High-Definition (UHD) video services has led to active research on high speed video processing. Widespread deployment of multi-core systems has accelerated studies on high resolution video processing based on parallelization of multimedia software. Even if parallelization of a specific decoding step may improve decoding performance partially, such partial parallelization may not result in sufficient performance improvement. Particularly, entropy decoding has often been considered separately from other decoding steps since the entropy decoding step could not be parallelized easily. In this paper, we propose a parallelization technique called Integrated Multi-Threaded Parallelization (IMTP) which takes parallelization of the entropy decoding step, with other decoding steps, into consideration in an integrated fashion. We used the Simultaneous Multi-Threading (SMT) technique with appropriate thread scheduling techniques to achieve the best performance for the entire decoding step. The speedup of the proposed IMTP method is up to 3.35 times faster with respect to the entire decoding time over a conventional decoding technique for H.264/AVC videos.

Keywords

References

  1. G. J. Sullivan, J. R. Ohm, W. J. Han and T. Wiegand, "Overview of the high efficiency video coding (HEVC) standard," IEEE Transactions on Circuits and Systems for Video Technology, Vol.22, Dec. 2012.
  2. E. Tol, E. Jaspers, and R.Gelderblom, "Mapping of H. decoding on a multiprocessor architecture," Image and Video Communications and Processing, pp.707-718, May 2003.
  3. W. Kim, K. Cho, K. Chung, "Multi-Threaded Syntax Element Partitioning for Parallel Entropy Decoding," IEEE Transactions on Consumer Electronics, vol. 57, pp.897-905, May 2011. https://doi.org/10.1109/TCE.2011.5955238
  4. ITU-T Recommendation H.264, SERIES H: Infrastructure of audiovisual services-Coding of moving video, May 2003.
  5. ISO, Information Technology-Coding of Audio-Visual Objects, Part10-Advanced Video Coding, ISO/IEC 14496-10.
  6. T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, "Overview of the H. /AVC Video Coding Standard," IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 7, pp. 560-576, July 2003. https://doi.org/10.1109/TCSVT.2003.815165
  7. M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro, "H.264/AVC Baseline Profile Decoder Complexity Analysis," IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 7, pp. 704-716 July 2003. https://doi.org/10.1109/TCSVT.2003.814967
  8. Y. Chen, E. Li, X. Zhou, and S. Ge, "Implementation of H. Encoder and Decoder on Personal Computers," Journal of Visual Communications and Image Representation, vol. 17, 2006.
  9. J. Chong, N. R. Satish, B. Catanzaro, K. Ravindran, and K.Keutzer, "Efficient parallelization of h.264 decoding with macro block level scheduling," in Proc. of 2007 IEEE International Conference on Multimedia and Expo, July 2007.
  10. K.Nishihara, A. Hatabu, T. Moriyoshi, "Parallelization of H. video decoder for embedded multicore processor," in Proc. of ICME'2008. pp. 329-332.
  11. A. Azevedo, C. Meenderinck, B. Juurlink, A. Terechko, J. Hoogerbrugge, M. Alvarez, and A. Rammirez, "Parallel H. Decoding on an Embedded Multicore Processor," in Proc. of the 4th International Conference on High Performance and Embedded Architectures and Compilers -HIPEAC, Jan. 2009.
  12. Won-Jin Kim, Keol Cho, Ki-Seok Chung, "Stage-based frame-partitioned parallelization of H. /AVC decoding," IEEE Trans. on Consumer Electronics, vol. 56, pp. 1088-1096, May 2010. https://doi.org/10.1109/TCE.2010.5506043
  13. Chung-Hyo Kim, In-Cheol Park, "Parallel Decoding of Context-Based Adaptive Binary Arithmetic Codes Based on Most Probably Symbol Prediction," IEICE Trans. on Information and Systems, vol. E90-D, no. 2, pp. 609-612, February 2007. https://doi.org/10.1093/ietisy/e90-d.2.609
  14. Jian-Hung Lin, Keshab K. Parhi, "Parallelization of Context-Based Adaptive Binary Arithmetic Coders," IEEE Trans. on Signal Processing, vol. 54, no. 10, pp. 3702-3711, October 2006. https://doi.org/10.1109/TSP.2006.879298
  15. Andrew Segall, Jie Zhao, "Entropy slices for parallel entropy decoding," ITU-T SGI 6/Q.6 Doc. COM16-C405. Geneva, Switzerland, April, 2008.
  16. Vivienne Sze, Anantha P. Chandrakasan, "A High Throughput CABAC Algorithm Using Syntax Element Partitioning," in Proc. of IEEE International Conference on Image Processing (ICIP), pp. 773-776, November, 2009.
  17. Jingren Zhou, John Cieslewicz, Kenneth A. Ross, Mihir Shah, "Improving database performance on simultaneous multithreading processors," in Proc. of VLDB '05, 31st international conference on Very large data bases, pp.49-60.
  18. D. M. Tullsen, S. J. Eggers, and H. M. Levy, "Simultaneous multithreading: Maximizing on-chip parallelism," in Proc. of ISCA Conference, 1995.
  19. Xinmin Tian, Yen-Kuang Chen, Girkar, M., Ge, S., Lienhart, R., Shah, S., "Exploring the Use of Hyper-Threading Technology for Multimedia Applications with Intel OpenMP Compiler," Parallel and Distributed Processing Symposium, pp.6, April 2003.
  20. M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro, "H. /AVC baseline profile decoder complexity analysis," Circuits and Systems for Video Technology, IEEE Transactions on, vol.13,no.7, pp.704-716, July, 2003. https://doi.org/10.1109/TCSVT.2003.814967
  21. C. Liao, Z. Liu, L. Huang and B. Chapman, "Evaluating OpenMP on Chip MultiThreading Platforms," in Proc. of First international workshop on OpenMP, Eugene, Oregon USA, June 2005. April, 2004.
  22. M. Curtis-Maury, X. Ding, C. Antonopoulos, D. S. Nikolopoulos, "An evaluation of OpenMP on current and emerging multithreaded/multicore processors," in Proc. of the First International Workshop on OpenMP (IWOMP), Eugene, Oregon USA, June, 2005.
  23. Eugene Antsilevich, "Capturing Timestamp Precision for Digital Forensics," JMU-INFOSEC-TR-2009-002, James Madison University Infosec Techreport Department of Computer Science, Jan. 2009.
  24. Xiaosong Zhou, Eric Q. Li and Yen-Kuang Chen, "Implementation of H. Decoder on General-Purpose Processors with Media Instructions," in Proc. of SPIE Conf. on Image and Video Communication and Processing, Jan. 2003.

Cited by

  1. Parallel LDPC Decoding on a Heterogeneous Platform using OpenCL vol.10, pp.6, 2013, https://doi.org/10.3837/tiis.2016.06.011