전기전자학회논문지 (Journal of IKEEE)

  • 제17권4호
  • /
  • Pages.544-549
  • /
  • 2013
  • /
  • 1226-7244(pISSN)
  • /
  • 2288-243X(eISSN)
한국전기전자학회 (Institute of Korean Electrical and Electronics Engineers)
권호 표지
DOI QR코드

DOI QR Code

단일 에지 이진위상검출기를 사용한 저 지터 클록 데이터 복원 회로 설계

Design of low jitter CDR using a single edge binary phase detector

  • An, Taek-Joon (School of Electronic Engineering, Inha University) ;
  • Kong, In-Seok (School of Electronic Engineering, Inha University) ;
  • Im, Sang-Soon (School of Electronic Engineering, Inha University) ;
  • Kang, Jin-Ku (School of Electronic Engineering, Inha University)
  • 투고 : 2013.12.07
  • 심사 : 2013.12.16
  • 발행 : 2013.12.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 CDR회로의 지터 감소를 위해 변형된 이진 위상검출기(뱅뱅위상 검출기- BBPD) 회로를 제안하였다. 제안된 PD는 하나의 에지를 사용함으로써 전압리플을 줄여, 제안한 PD를 적용하여 설계한 CDR회로는 감소된 지터 특성을 보였다. CMOS 0.13um 공정을 사용하여 설계하였고 제안한 위상검출기를 포함하는 클럭데이터 복원회로는 모의실험결과 16.9mW 전력소비에 peak-peak 지터는 10.96ps, rms 지터는 0.89ps을 보였다.

This paper describes a modified binary phase detector (Bang-Bang phase detector - BBPD) for jitter reduction in clock and data recovery (CDR) circuits. The proposed PD reduces ripples in the VCO control voltage resulting in reduced jitter for CDR circuits. A 2.5 Gbps CDR circuit with a proposed BBPD has been designed and verified using Dongbu $0.13{\mu}m$ CMOS technology. Simulation shows the CDR with proposed PD recovers data with peak-to-peak jitter of 10.96ps, rms jitter of 0.86ps, and consumes 16.9mW.

키워드

참고문헌

  1. J. Lee, "Analysis and Modeling of Bang-Bang Clock and Data Recovery Circuits," IEEE Journal of Solid State Circuits, Vol. 39, No 9, pp. 1571-1580, Sep 2004. https://doi.org/10.1109/JSSC.2004.831600
  2. Rennie David and Sachdev Manoj, "Comparative Robustness of CML Phase Detectors for Clock and Data Recovery Circuits," International Symposium on Quality Electronic Design, pp. 305-310, Mar. 2007.
  3. David Rennie, "A Novel Tri-State Binary Phase Detector," IEEE International Symposium on Circuits and Systems, pp. 185-188, May 2007.
  4. Jae-Wook Yoo, Dong-Kyun Kim and Jin-Ku Kang, "A CMOS 5.4/3.24Gbps Dual-Rate CDR with Enhanced Quarter-rate Linear Phase Detector," ETRI Journal, Volume 33, Number 5, pp. 752-758, October, 2011. https://doi.org/10.4218/etrij.11.0110.0578
  5. Adrian Maxim, "Low-Voltage CMOS Charge-Pump PLL Architecture for Low Jitter Operation", ESSCIRC, pp 423-426, Sept, 2002.
  6. Hwang-Cherng Chow and Zhi-Hau Hor, "A high performance peak detector sample and hold circuit for detecting power supply noise", IEEE Asia Pacific Conference, p672-675, 2008