DOI QR코드

DOI QR Code

Negative Differential Resistance Devices with Ultra-High Peak-to-Valley Current Ratio and Its Multiple Switching Characteristics

  • Shin, Sunhae (School of Electrical and Computer Engineering, Ulsan National Institute of Science and Technology) ;
  • Kang, In Man (School of Electrical and Computer Engineering, Ulsan National Institute of Science and Technology) ;
  • Kim, Kyung Rok (School of Electrical and Computer Engineering, Ulsan National Institute of Science and Technology)
  • 투고 : 2013.05.02
  • 심사 : 2013.07.19
  • 발행 : 2013.12.31

초록

We propose a novel negative differential resistance (NDR) device with ultra-high peak-to-valley current ratio (PVCR) by combining pn junction diode with depletion mode nanowire (NW) transistor, which suppress the valley current with transistor off-leakage level. Band-to-band tunneling (BTBT) Esaki diode with degenerately doped pn junction can provide multiple switching behavior having multi-peak and valley currents. These multiple NDR characteristics can be controlled by doping concentration of tunnel diode and threshold voltage of NW transistor. By designing our NDR device, PVCR can be over $10^4$ at low operation voltage of 0.5 V in a single peak and valley current.

키워드

참고문헌

  1. L. Esaki, "New phenomenon in narrow germanium p-n junctions," Phys. Rev., vol. 109, no. 2, pp. 603- 604, Jan. 1958. https://doi.org/10.1103/PhysRev.109.603
  2. K. R. Kim, H. H. Kim, K-W. Song, J. I. Huh, J. D. Lee, and B-G. Park, "Field-induced interband tunneling effect transistor (FITET) with negativedifferential transconductance and negativedifferential conductance," IEEE Trans. Nanotechnology, vol. 4, no. 5, pp. 317-321, May 2005. https://doi.org/10.1109/TNANO.2005.847008
  3. A. Ramesh, T. A. Growden, P. R. Berger, R. Loo, W. Vandervorst, B. Douhard, and M. Caymax, "Boron delta-doping dependence on Si/SiGe resonant interband tunneling diode grown by chemical vapor deposition," IEEE Trans. Electron Device, vol. 59, no. 3, pp. 602-609, Mar. 2012. https://doi.org/10.1109/TED.2011.2180532
  4. B. M. Wilamowski and F. M. Long, "Negative resistance element for a static memory cell based on enhanced surface generation," IEEE Electron Device Lett., vol. 11, no. 10, pp. 451-453, Oct. 1990. https://doi.org/10.1109/55.62993
  5. Y. Liang, K. Gopalakrishnan, P. B. Griffin, and J. D. Plummer, "From DRAM to SRAM with a novel SiGe-based negative differential resistance (NDR) device," in 2005 Int. Electron Dev. Meeting, pp. 959-962.
  6. R. Duane, A. Mathewson, and A. Concannon, "Bistable gated bipolar device," IEEE Trans. Electron Device, vol. 24, no. 10, pp. 661-664, Oct. 2003. https://doi.org/10.1109/LED.2003.817374
  7. X. Cheng and R. Daune, "A Comprehensive study of bistable gated bipolar device," IEEE Electron Device Lett., vol. 53, no. 10, pp. 2589-2597, Oct. 2006. https://doi.org/10.1109/TED.2006.882391
  8. S.-L. Chen, P. B. Griffin, and J. D. Plummer, "Negative differential resistance circuit design and memory applications," IEEE Trans. Electron Device, vol. 56, no. 4, pp. 634-640, Apr. 2009. https://doi.org/10.1109/TED.2009.2014194
  9. S. Shin, M-W. Ryu, and K. R. Kim, "Negative differential resistance devices with ultra-high peakto- valley current ratio based on silicon nanowire structure," in 2012 Silicon Nanoelectron. Workshop, pp. 63-64.
  10. Sentaurus User Manual, Synopsys, Mountain View, CA, 2010.
  11. K. R. Kim and R. W. Dutton, "Effects of local electric field and effective tunnel mass on the simulation of band-to-band tunnel diode model," in 2005 SISPAD, pp. 159-152.
  12. A. Schenk, "A model for the field and temperature dependence of Shockley-Read-Hall lifetimes in silicon," Solid State Electron., vol. 35, no. 11, pp. 1585-1596, Nov. 1992. https://doi.org/10.1016/0038-1101(92)90184-E
  13. E. Gnani, A. Gnudi, S. Reggiani, G. Baccarani, N. Shen, N. Singh, G. Q. Lo, and D. L Kwong, "Numerical investigation on the junctionless nanowire FET," Solid State Electron., vol. 71, no. 5, pp. 13-18, May 2012 https://doi.org/10.1016/j.sse.2011.10.013

피인용 문헌

  1. Multiple negative differential resistance devices with ultra-high peak-to-valley current ratio for practical multi-valued logic and memory applications vol.54, pp.6S1, 2015, https://doi.org/10.7567/JJAP.54.06FG07
  2. Novel five-state latch using double-peak negative differential resistance and standard ternary inverter vol.55, pp.4S, 2016, https://doi.org/10.7567/JJAP.55.04ED10