전자공학회논문지 (Journal of the Institute of Electronics and Information Engineers)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

DLL에서 루프 필터에 따른 Jitter 크기 변화

A Jitter Variation according to Loop Filters in DLL

  • 최현우 (부경대학교 전자공학과) ;
  • 최영식 (부경대학교 전자공학과)
  • 투고 : 2013.08.01
  • 심사 : 2013.11.27
  • 발행 : 2013.12.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

지연고정루프는 위상고정루프에 비해 작은 지터 값을 가지고 있음에도 불구하고 지연고정루프를 사용해서 지터를 줄이려는 연구는 꾸준히 이루어지고 있다. 이러한 연구의 결과로 기본 구조를 변형하거나 또는 다양한 구조들을 첨가하여 지터 특성을 개선하였다. 이 논문에서는 지연고정루프에서 다양한 루프필터 구조를 적용하면 지터 특성이 향상될 수 있음을 보여준다. 다양한 루프필터가 적용된 지연고정루프는 1.8V $0.18{\mu}m$ CMOS 공정을 이용하여 설계 하였다.

There have been studies in improving jitter characteristic of delay locked loop (DLL) even it has a shorter jitter that of phase locked loop (PLL). These studies result in numerous architectures of DLL which improve jitter performance. The paper shows that the jitter characteristic can be improved with various loop filters in DLL. It has been designed with 1.8V $0.18{\mu}m$ CMOS process.

키워드

참고문헌

  1. Novak, O. and Charles, C. and Brown, R.B., "A fully integrated 19 pJ/pulse UWB transmitter for biomedical applications implemented in 65 nm CMOS technology", IEEE International Conference on Ultra-Wideband (ICUWB), pp.72-75, Sept. 2011.
  2. Hart, J. et al., "3.6GHz 16-core SPARC SoC processor in 28nm", IEEE International Solid-State Circuits Conference, pp. 48-49, Feb. 2013.
  3. Zianbetov, E. et al."A Digitally Controlled Oscillator in a 65-nm CMOS process for SoC clock generation", IEEE International Symposium Circuits and Systems (ISCAS), pp. 2845-2848, May. 2011.
  4. Y. G. Song, Y. S. Choi J. G. Ryu, "A Fast Locking Phase Locked Loop with Multiple Charge Pumps", Journal of the Institute of Electronics Engineers of Korea-SD vol. 46 no. 2, pp. 71-77, Feb. 2009.
  5. Y. T. Kim et al., "A low-power programmable DLL-based clock generator with wide-range anti-harmonic lock", International SoC Design Conference (ISOCC), pp. 520-523, Nov. 2009.
  6. K. H. Ryu and D. H. Jung and S. O. Jung, "A DLL With Dual Edge Triggered Phase Detector for Fast Lock and Low Jitter Clock Generator", IEEE Transactions On Circuits And Systems-I: Regular Papers, vol. 53, no. 5, pp. 1860-1870, May. 2006. https://doi.org/10.1109/TCSI.2006.882332
  7. S. W. Hwang et al., "A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 21, no. 3, pp. 575-579, March. 2013. https://doi.org/10.1109/TVLSI.2012.2188656
  8. Po-Chun Huang et al, "A phase error calibration DLL with edge combiner for wide-range operation", New Circuits and Systems Conference (NEWCAS), 2011 IEEE 9th International, pp.1-4, June. 2011.
  9. J. H. Nam, Y. S. Choi, "A Clock Generator with Jitter Suppressed Delay Locked Loop" Journal of the Institute of Electronics Engineers of Korea-SD, vol. 49 no. 7, pp.17-22, July. 2012. https://doi.org/10.5573/ieek.2012.49.11.017
  10. K. J. Hsiao and T. C. Lee, "An 8-GHz to 10-GHz distributed DLL for multiphase clock generation," IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2478-2487, Sept. 2009. https://doi.org/10.1109/JSSC.2009.2024804
  11. John G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, Nov. 1996. https://doi.org/10.1109/JSSC.1996.542317
  12. G. Chien and P. R. Gray, "A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications", IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1996 -1999, Dec. 2000. https://doi.org/10.1109/4.890315