References
- R. Kacem et al., "Low Power Implementation of Digital Filters Using DBNS Representation and Sub-expression Sharing," 2nd Int. Conf. Signals, Circuits, Syst., Nov. 2008, pp. 1-6.
- S.-C. Huang and L.-G. Chen, "A 32-Bit Logarithmic Number System Processor," J. VLSI Signal Process., vol. 14, no. 3, 1996, pp. 311-319. https://doi.org/10.1007/BF00929624
- V.S. Dimitrov, G.A. Jullien, and W.C. Miller, "Theory and Applications of the Double-Base Number System," IEEE Trans. Comput., vol. 48, no. 10, 1999, pp. 1098-1106. https://doi.org/10.1109/12.805158
- V.S. Dimitrov and G.A. Jullien, "Loading the Bases: A New Number Representation with Applications," IEEE Circuits Syst. Mag., vol. 3, no. 2, 2003, pp. 6-23.
- I. Kim et al., "Highly Efficient Comparator Design Automation for TIO Flash A/D Converter," IEICE Trans. Fundamentals of Electron. Commun. Comput. Sci., vol. E91-A, no. 12, Dec. 2008.
- J. Lim et al., "Low Power Flash A/D Converter with TIQ Comparators for Multi-standard Mobile Applications," IREE, vol. 4, Dec. 2009, pp. 1447-1452.
- M.S. Nguyen et al., "Algorithm and Design of Double-Base Log Encoder for Flash A/D Converter," KISPS, vol. 10, no. 4, Oct. 2009, pp. 289-293.
- H.-J. Kang and I.-C. Park, "FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders," IEEE Trans. Circuits Syst., vol. 48, Aug. 2001, pp. 770-778. https://doi.org/10.1109/82.959867
- S. Paul, N. Jayakumar, and S.P. Khatri, "A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations," IEEE Trans. VLSI Syst., vol. 17, no. 2, Feb. 2009, pp. 269-277. https://doi.org/10.1109/TVLSI.2008.2003481
- M. Gok, "A Novel IEEE Rounding Algorithm for High-Speed Floating-Point Multipliers," VLSI J., vol. 40, no. 4, 2007, pp. 549-560. https://doi.org/10.1016/j.vlsi.2006.12.001