참고문헌
- T. Wiegand and G. Sullivan, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T rec. H.264/ISO/IEC 14496-10 AVC, presented at Joint Video Team (JVC) of ISO/IEC MPEG and ITU-T VCEG), 2003.
- I.E.G. Richardson, H.264 and MPEG-4 Video Compression - Video Coding for Next-generation Multimedia, John Wiley & Sons Ltd., 2003.
- H.S. Malvar, A. Hallapuro, M. Karczewicz, and L. Kerofsky, "Low complexity transform and quantization in H.264/AVC," IEEE Trans. Circuits Syst. Video Technol., vol.13, no.7, pp.598-603, July 2003. https://doi.org/10.1109/TCSVT.2003.814964
-
S. Gordon, D. Marple, and T. Wiegand, "Simplified use of
$8{\times}8$ transforms-Updated proposal and results," in Proc. JVT-K028, 11th Meeting, Munich, Germany, Mar. 2004. -
A. Madisetti and A. N. Willson, "A 100 MHz 2-D
$8{\times}8$ DCT/IDCT processor for HDTV applications," IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 158-165, Apr. 1995. https://doi.org/10.1109/76.388064 - S. Uramoto et al., "A 100-MHz 2-D discrete cosine transform core processor," IEEE J. Solid-State Circuits, vol. 27, pp. 492-498, Apr. 1992. https://doi.org/10.1109/4.126536
- Guo-An Su and Chih-Peng Fan, "Low-Cost Hardware-Sharing Architecture of Fast 1-D Inverse Transforms for H.264/AVC and AVS Applications," IEEE Trans. on Circuits and Systems-II: EXPRESS BRIEFS, vol. 55, NO. 12, pp. 1249-1253, December, 2008. https://doi.org/10.1109/TCSII.2008.2008058
-
Y. P. Lee, T. H. Chen, L. G. Chen, M. J. Chen, and C. W. Ku, "A cost effective architecture for
$8{\times}8$ two-dimensional DCT/IDCT using direct method," IEEE Trans. Circuits Syst. Video Technol., vol. 7, pp. 459-467, June 1997. https://doi.org/10.1109/76.585925 - Y.-M. Huang and J.-L.Wu, "A refined fast 2-D discrete cosine transform algorithm," IEEE Trans. Signal Processing, vol. 47, pp. 904-907, Mar. 1999. https://doi.org/10.1109/78.747801
-
C. P. Fan, "Fast 2-dimensional
$8{\times}8$ integer transform algorithm design for H.264/AVC fidelity range extensions," IEICE Trans. Inf. Syst., vol. E89-D, pp. 3006-3011, Dec. 2006. https://doi.org/10.1093/ietisy/e89-d.12.3006 -
C. P. Fan and Y. L. Lin, "Implementations of low-cost hardware sharing architectures for fast
$8{\times}8$ and$4{\times}4$ integer transforms in H.264/AVC," IEICE Trans. Fundamentals, vol. E90-A, no. 2, Feb. 2007. - Woong Hwangbo and Chong-Min Kyung, "A Multi-Transform Architecture for H.264/AVC High-Profile Coders", IEEE Trans. on Multimedia, Vol.12, No.3, Apr. 2010.
- R.A. Horn and C.R. Johnson, Topics in Matrix Analysis, pp.239-267, Cambridge Univ. Press, New York, 1991.
-
C. P. Fan, "Cost-effective hardware sharing architectures of fast
$8{\times}8$ and$4{\times}4$ integer transforms for H.264/AVC," in Proc. IEEE Asia Pacific Conf. Circuits and Systems, Dec. 2006, pp. 776-779. - Y. C. Chao, H. H. Tsai, Y. H. Lin, J. F. Yang, and B. D. Liu, "A novel design for computation of all transforms in H.264/AVC decoders," in Proc. IEEE Int. Conf. Multimedia and Expo, Jul. 2007, pp. 1914-1917.
- Y. Li, Y. He, and S. Mei, "A highly parallel joint VLSI architecture for transforms in H.264/AVC," J. Signal Process. Syst., vol. 50, pp. 19-32, Oct. 2007.
- G. Pastuszak, "Transforms and quantization in the high-throughput H.264/AVC encoder based on advanced mode selection," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, Apr. 2008, pp. 203-208.
- C. Y. Huang, L. F. Chen, and Y. K. Lai, "A high-speed 2-D transform architecture with unique kernel for multi-standard video applications," in Proc. IEEE Int. Symp. Circuits and Systems, May 2008, pp. 21-24.
-
Meeturani Sharma, Honey Durga Tiwari, Yong Beom Cho, "High throughput parallel design of 2-D
$8{\times}8$ integer transforms for H.264/AVC", SoC Conference, Seoul, April, 2012.