Journal of Korea Society of Industrial Information Systems (한국산업정보학회논문지)

Korea Society of Industrial Information Systems (한국산업정보학회)
권호 표지
DOI QR코드

DOI QR Code

The Impact of TDDB Failure on Nanoscale CMOS Digital Circuits

  • Kim, Yeon-Bo (Department of Electronic Engineering, Daegu University) ;
  • Kim, Kyung-Ki (Department of Electronic Engineering, Daegu University)
  • 김연보 (대구대학교 정보통신대학 전자전기공학부) ;
  • 김경기 (대구대학교 정보통신대학 전자전기공학부)
  • Received : 2012.04.26
  • Accepted : 2012.06.25
  • Published : 2012.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents the impact of time dependent dielectric breakdown (TDDB, also called as gate oxide breakdown) failure on nanoscale digital CMOS Circuits. Recently, TDDB for ultra-thin gate oxides has been considered as one of the critical reliability issues which can lead to performance degradation or logic failures in nanoscale CMOS devices. Also, leakage power in the standby mode can be increased significantly. In this paper, TDDB aging effects on large CMOS digital circuits in the 45nm technology are analyzed. Simulation results show that TDDB effect on MOSFET circuits can result in more significant increase of power consumption compared to delay increase.

Keywords

References

  1. C. Y. Park, J. H. Yeo, "A study on the characteristics of a rectifying circuit for wireless power transmission using a passive RAID system," Journal of the Korea Industrial Information System Society , V.16, No.4, pp. 1-7, 2011.
  2. C. Y. Park, "A CMOS Temperature Control Circuit for Direct Mounting of Quartz Crystal on a PLL Chip," Journal of the Korea Industrial Information System Society , V.12, No.2, pp. 79-84, 2007.
  3. A. B. Kahng, "Design challenges at 65nm and beyond," Proceeding of IEEE DATE Conference, pp.1-2, March 2007.
  4. J. W. McPherson, "Reliability challenges for 45nm and beyond," Proceeding of IEEE Design Automation Conference, pp. 176-181, July 2006.
  5. X. Li, J. Qin, J. B. Bernstein, "Compact modeling of MOSFET wearout mechanisms for circuitreliability simulation," IEEE Transactions on Device and Materials Reliability, Vol. 8, Issue 1, pp. 98-121, March 2008. https://doi.org/10.1109/TDMR.2008.915629
  6. M. Choudhury, V. Chandra, K. Mohanram, R. Aitken, "Analytical model for TDDB- based performance degradation in combina- tional logic", Proceeding of IEEE DATE Conference, pp. 423-428, 2010.
  7. T. Nigam et al., "Accurate model for timedependent dielectric breakdown of high-k metal gate stacks," International Reliability Physics Symposium, pp. 523-530, 2009.
  8. B. Kaczer, R. Degraeve, "Gate oxide breakdown in FET devices and circuits: from nanoscale physics to system-level reliability", Microelectronics Reliability, vol 47, pp. 559-566, May 2007. https://doi.org/10.1016/j.microrel.2007.01.063
  9. H.C. Lin, D.Y. Lee, C.Y. Lee, T.S. Chao, T.Y. Huang, and T. Wang, "New insights into breakdown modes and their evolution in ultrathin gate oxide," International Symposium on VLSI Technology, pp. 37-40, 2001.
  10. H. Wang et al.," Impact of random soft oxide breakdown on SRAM energy / delay drift," IEEE Transactions on Device and Materials Reliability, pp. 581-591, Dec. 2007.
  11. B. Kaczer et al., "Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability," IEEE Transactions on Electron Devices, vol. 49, pp. 500-506, 2002. https://doi.org/10.1109/16.987122
  12. R. Rodriguez et al., "Oxide breakdown model and its impact on SRAM cell functionality," International Conference of SISPAD, pp. 283-286, 2003.
  13. S. S. Lombardo, J. H. Stathis, B. P. Linder, K. L. Pey, F. Palumbo and C. H. Tung, "Dielectric breakdown mechanisms in gate oxides," Journal of Applied Physics, 98(12), pp. 1-36, 2005.

Cited by

  1. Design and Implementation of a new aging sensing circuit based on Flip-Flops vol.19, pp.4, 2014, https://doi.org/10.9723/jksiis.2014.19.4.033
  2. Design of a new adaptive circuit to compensate for aging effects of nanometer digital circuits vol.18, pp.6, 2013, https://doi.org/10.9723/jksiis.2013.18.6.025
  3. Design of Ultra Low-Voltage NCL Circuits in Nanoscale MOSFET Technology vol.17, pp.4, 2012, https://doi.org/10.9723/jksiis.2012.17.4.017
  4. Analysis of Electromigration in Nanoscale CMOS Circuits vol.18, pp.1, 2013, https://doi.org/10.9723/jksiis.2013.18.1.019