References
- P. Rashinkar, P. Paterson, and L. Singh, System-on-a-chip Verification: Methodology and Technique, Kluwer Academic Publishers, Dec., 2000.
- B. Wile, J. Goss, and W. Roesner, Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon) , Elsevier, June, 2005.
- Kyuho Shim, Youngrae Cho, Namdo Kim, Hyuncheol Baik, Kyungkuk Kim, Dusung Kim, Jaebum Kim, Byeongun Min, Kyumyung Choi, Maciej Ciesielski, and Seiyang Yang, "A Fast Two-pass HDL Simulation with On-Demand Dump", Asia and South Pacific Design Automation Conference, 2008. pp.422-427, 2008.
- Namdo Kim, Junhyuk Park, Byeong Min, K.M. Choi, Kyuho Shim and Seiyang Yang, "Smart Debugging Strategy for Billion-Gate SOCs", User Track, 47th Design Automation Conference, June, 2010.
- J. Marantz, "Enhanced Visibility and Performance in Functional Verification by Reconstruction" Proc. 35th Design Automation Conference, pp.164-169, June, 1998.
- Yu-Chin Hsu, "Maximizing Full-Chip Simulation Signal Visibility for Efficient Debug", International Symposium on VLSI Design, Automation and Test, pp.1-5, 2007.
- Visibility Enhancement Technology for Simulation Whitepaper, Novas Software (http://www.springsoft.com), 2009
- Dusung Kim, Maciej Ciesielski, Kyuho Shim, and Seiyang Yang, "Temporal parallel simulation: A fast gate-level HDL simulation using higher level models", Proc. DATE Conference, March, pp.1584-1589, 2011.
-
Making Hardware/Software Co-Verification Easier for ARM
$Cortex^{TM}$ - A Series Processor-based Designs, On-Demand Web Seminar, Mentor Graphics (http://www.mentor.com), 2012.
Cited by
- A Practical Approach to Incremental Event-driven HDL Simulation vol.3, pp.3, 2014, https://doi.org/10.3745/KTCCS.2014.3.3.73