Journal of Computing Science and Engineering

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지
DOI QR코드

DOI QR Code

A Dynamic Frequency Controlling Technique for Power Management in Existing Commercial Microcontrollers

  • Lueangvilai, Attakorn (Department of Electrical and Computer Engineering, University of New Haven) ;
  • Robertson, Christina (Department of Electrical and Computer Engineering, University of New Haven) ;
  • Martinez, Christopher J. (Department of Electrical and Computer Engineering, University of New Haven)
  • Received : 2011.11.01
  • Accepted : 2012.03.31
  • Published : 2012.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

Power continues to be a driving force in central processing units (CPU) design. Most of the advanced breakthroughs in power have been in a realm that is applicable to workstation CPUs. Advanced power management systems will manage temperature, dynamic voltage scaling and dynamic frequency scaling in a CPU. The use of power management systems for microcontrollers and embedded CPUs has been modest, and mostly focuses on very large scale integration (VLSI) level optimizations compared to system level optimizations. In this paper, a dynamic frequency controlling (DFC) technique is introduced, to lay the foundation of a system level power management system for commercial microcontrollers. The DFC technique allows a commercial microcontroller to have minor modifications on both the hardware and software side, to allow the clock frequency to change to save power; results in this study show a 10% savings. By adding an additional layer of software abstraction at the interrupt level, the microcontroller can operate without having knowledge of the current clock frequency, and this can be accomplished without having to use an embedded operating system.

Keywords

References

  1. K. J. Nowka, G. D. Carpenter, E. W. MacDonald, H. C. Ngo, B. C. Brock, K. I. Ishii, T. Y. Nguyen, and J. L. Burns, "A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1441-1447, 2002. https://doi.org/10.1109/JSSC.2002.803941
  2. Microship, PIC16F877A datasheet, http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en010242.
  3. Y. Ikenaga, Using dynamic voltage and frequency scaling to conserve system battery power requirements, http://www.eetimes.com/design/embedded/4007190/Using-dynamic-voltageand- frequency-scaling-to-conserve-system-battery-power-requirements.
  4. D. Singh, S. Sai Prashanth, S. Kundu, and A. Pal, "Lowpower microcontroller for wireless sensor networks," Proceedings of 2009 IEEE Region 10 Conference (TENCON), Singapore, 2009, pp. 1-6.
  5. K. Dudacek and V. Vavricka, "Experimental evaluation of the MSP430 microcontroller power requirements," Proceedings of the EUROCON 2007, the International Conference on Computer as a Tool, Warsaw, Poland, 2007, pp. 400-404.
  6. C. Chakrabarti and D. Gaitonde, "Instruction level power model of microcontroller," Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, Orlando, FL, 1999, pp. 76-79.
  7. V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: a first step towards software power minimization," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, pp. 437-445, 1994. https://doi.org/10.1109/92.335012
  8. J. T. Russell and M. F. Jacome, "Software power estimation and optimization for high performance, 32-bit embedded processors," Proceedings of the International Conference on Computer Design, Austin, TX, 1998, p. 328.
  9. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "The design and use of simplepower: a cycle-accurate energy estimation tool," Proceedings of the 37th Annual Design Automation Conference, Los Angeles, CA, 2000, pp. 340-345.
  10. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: a framework for architectural-level power analysis and optimizations," Proceedings of the 27th Annual International Symposium on Computer Architecture, Vancouver, Canada, 2000, pp. 83-94.
  11. G. Contreras, M. Martonosi, J. Peng, G. -Y. Lueh, and R. Ju, "The XTREM power and performance simulator for the Intel XScale core: design and experiences," ACM Transactions on Embedded Computing Systems (TECS), vol. 6, no. 1, article 4, 2007.