References
- "Wireless Medium Access Control (MAC) and Physical Layer (PHY) specifications for High Rate Wireless Personal Area Networks (WPANs): Amendment 2: Millimeter-wave based Alternative Physical layer Extension," IEEE P802.15.3c/D00. 2008.
- "High Rate 60GHz PHY, MAC and HDMI PAL" Standard ECMA-387, 1st Edition, Dec.2008. vol. 37, no. 11, pp. 1565-1573, Nov. 2002.
- S. B. Wicker, "Error Control Systems for Digital Communication and Storage," Prentice Hall,1995.
- D. V. Sarwate and N. R. Shanbhag, "High-speed Architecture for Reed-Solomon decoders" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, no. 5, pp. 641-655, Oct. 2001. https://doi.org/10.1109/92.953498
- H. Lee, "High-Speed VLSI Architecture for Parallel Reed-Solomon Decoder," IEEE Trans. on VLSI Systems, vol. 11, no.2 pp. 288-294, April 2003.
- H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yuen and I. S. Reed, "A VLSI Design of a Pipeline Reed-Solomon Decoder," IEEE Trans. on Computers, vol. C-34, no.5, pp. 393-403, May 1985. https://doi.org/10.1109/TC.1985.1676579
- S. Lee, H. Lee, J-Y. Shin, and J-S. Ko, "A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders," 2007 IEEE International Symposium on Circuits and Systems (ISCAS2007), pp. 901-904, May 2007.
- S. Lee, C-S. Choi and H. Lee, "Two-parallel Reed-Solomon based FEC Architecture for Optical Communications," IEICE Electronics Express, vol. 5, no.10, pp.374-380, May 2008. https://doi.org/10.1587/elex.5.374
- C-S. Choi and H. Lee, "High-Speed Low-Complexity Three-Parallel Reed-Solomon Decoder for 6-Gbps mmWAVE WPAN Systems," European Conference on Circuit theory and Design 2009 (ECCTD'09), pp. 515-518, Aug. 2009.
- W. Liu, J. Rho, and W. Sung, "Low-power high-throughput BCH error correction VLSI design for multilevel cell NAND flash memories," in Proc. IEEE Workshop Signal Process. Syst. (SiPS): Des. Imple., pp. 248-253, Oct. 2006.