대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

IEEE 802.11a OFDM 타이밍 동기화기 블록의 저면적 설계 및 구현

Low Area Design and Implementation for IEEE 802.11a OFDM Timing Synchronization Block

  • 석상철 (상명대학교 컴퓨터정보통신공학과) ;
  • 장영범 (상명대학교 컴퓨터정보통신공학과)
  • 투고 : 2011.09.05
  • 심사 : 2012.02.15
  • 발행 : 2012.02.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

이 논문에서는 IEEE 802.11a OFDM MODEM SoC용 타이밍 동기화 블록에 대한 저면적 구조를 제안한다. IEEE 802.11a의 타이밍 동기화 블록은 큰 구현 면적을 필요로 한다. 제안된 자기 상관 방식의 타이밍 동기화 블록 구조는 전치 직접형 필터 구조를 사용하여 곱셈 연산을 최소화하였다. 또한 CSD(Canonic Signed Digit) 계수를 이용하는 기술과 Common Sub-expression Sharing 기술을 적용하여 곱셈연산을 저면적으로 구현하였다. 제안된 타이밍 동기화 블록 구조에 대하여 Verilog-HDL 코딩과 0.13 micron 공정을 사용하여 합성한 결과, 기존 구조와 비교하여 22.7%의 구현 면적 감소 효과를 얻을 수 있었다.

In this paper, a low area timing synchronization structure for the IEEE 802.11a OFDM MODEM SoC is proposed. The timing synchronization block of the IEEE 802.11a OFDM MODEM SoC requires large implementation area. In the proposed timing synchronization structure, it is shown that the number of multiplication can be reduced by using the transposed direct form filter. Furthermore, implementation area of the proposed structure can be more reduced using CSD(Canonic Signed Digit) and Common Sub-expression Sharing techniques. Through Verilog-HDL coding and synthesis, it is shown that the 22.7 % of implementation area can be reduced compared with the conventional one.

키워드

참고문헌

  1. C. L. Wang and H. C. Wang, "Optimized Joint Fine Timing Synchronization and Channel Estimation for MIMO Systems", IEEE Trans. on Commun., vol. 59, no. 4, pp. 1089-1098, April, 2011. https://doi.org/10.1109/TCOMM.2011.012711.100040
  2. Y. Yuzhe, D. Xiaodai and N. Tin "Design and Analysis of Timing Synchronization in Block Transmission UWB Systems", IEEE Trans. on Commun., vol. 59, no. 6, pp. 1686-1696, Jun. 2011.
  3. T. Liu and X. Zhou, "Joint blind estimation of symbol timing offset and carrier frequency offset for OFDM systems with I/Q imbalance", IEICE Electronics Express, vol. 6, no. 8, pp. 443-448, Aug. 2009. https://doi.org/10.1587/elex.6.443
  4. IEEE 802.11, "Wireless MAC and PHY Specifications: High Speed Physical Layer in the 5 GHz Band", P802.11a.D7.0, July, 1999.
  5. Zhongshan Zhang, Keping Long, Ming Zhao, Yuannan Liu. "Joint Frame Synchronization and Frequency Offset Estimation in OFDM Systems". IEEE Trans. VOL. 51, No. 3, Sep. 2005.
  6. A. R. S. Bahai, B. R. Saltzberg, and M. Ergen, "Multi-Carrier Digital Communications: Theory and Applications of OFDM", Springer, New York, 2004.
  7. J. J. van de Beek, P. O. Borjesson, M. L. Boucheret, D. Landstrom, J. M. Arenas, P. Odling, C. Ostberg, M. Wahlqvist, and S. K. Wilson, "A time and frequency synchronization scheme for multiuser OFDM," IEEE J. Select. Areas Commun., vol. 17, pp. 1900-1914, Nov. 1999. https://doi.org/10.1109/49.806820
  8. T. M. Schmidl and D. C. Cox, "Robust frequency and timing synchronization in OFDM", IEEE Trans. on Commun., vol. 45, pp. 1613-1621, Dec. 1997. https://doi.org/10.1109/26.650240
  9. Schmidl Timothy M, Cox Donald C. "Robust Frequency and Timing Synchronization for OFDM". IEEE Trans. Commun, 45(12), pp. 1613-1621, 1997. https://doi.org/10.1109/26.650240
  10. R. I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers", IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 43, No.10, pp. 677-688, Oct. 1996. https://doi.org/10.1109/82.539000
  11. Y. Jang, and S. Yang, "Low-power CSD linear phase FIR filter structure using vertical common sub-expression" IEE Electronics Letters, vol. 38, No. 15, pp. 777-779, Jul. 2002. https://doi.org/10.1049/el:20020529
  12. 하준형, 장영범, "WLAN용 저면적 심볼 타이밍 옵 셋 동기화기 구조" 한국산학기술학회논문지, 제12 권 제3호, pp. 1387-1394, 2011년 3월.