JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Bandwidth-Related Optimization in High-Speed Frequency Dividers using SiGe Technology

  • Received : 2011.09.05
  • Published : 2012.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, the trade-off related to bandwidth of high-speed common-mode logic frequency divider is analyzed in detail. A method to optimize the operating frequency, band-width as well as power consumption is proposed. This method is based on bipolar device characteristics, whereby a negative resistance model can be used to estimate the optimal normalized upper frequency and lower frequency of frequency dividers under different conditions, which is conventionally ignored in literatures. This method provides a simple but efficient procedure in designing high performance frequency dividers for different applications. To verify the proposed method, a static divide-by-2 at millimeter wave ranges is implemented in 180 nm SiGe technology. Measurement results of the divider demonstrate significant improvement in the figure of merit as compared with literatures.

Keywords

References

  1. Tomkins. A, Aroca. R. A, Yamamoto. T, Nicolson. S.T, Doi. Y, Voinigescu. S.P, "A zero-IF 60 GHz transceiver in 65nm CMOS with ${\gg}$ 3.5 Gb/s links," Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE. p.471. Sep., 2008.
  2. Chi-Hsueh. Wang, Hong-Yeh. Chang, Pei-Si. Wu, Kun-You. Lin, Tian-Wei. Huang, Huei. Wang, Chun. Hsiung. Chen, "A 60 GHz Low-Power Six-Port Transceiver for Gigabit Software-Defined Transceiver Applications. " IEEE Internationa Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. pp.192-596. Feb., 2007.
  3. Knapp. H, Wohlmuth. H. D, Wurzer. M, Rest. M, "25 GHz static frequency divider and 25 Gb/s multiplexer in 0.12 ${\mu}$ CMOS." 2002 IEEE International Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. p.240. Aug., 2002.
  4. Lee. J, Razavi. B, "A 40-GHz Frequency Divider in 0.18 um CMOS technology." IEEE JOURNAL OF SOLID-STATE CIRCUITS. Vol.39, No.4, pp.594-601, Apr., 2004. https://doi.org/10.1109/JSSC.2004.825119
  5. Yuan. Mo, Skafidas. E, Evans. R, and mareels. I, "A 40 GHz Power Efficient Static CML Frequency Divider in 0.13-${\mu}m$ CMOS Technology for High Speed Millimeter-Wave Wireless Systems," 4th IEEE International Conference on Circuits and Systems for Communications, 2008. ICCSC 2008, p.812, May, 2008.
  6. Wong. M. C, A 1.8-V 2.4-GHz Monolithic CMOS Inductor-less Frequency Synthesizer for Bluetooth Application. MS thesis, University of Science and Technology, Hong Kong, 2002.
  7. Kuboki. T, Tsuchiya. A, Onodera. H, "A 10Gbps/channel On-Chip Signaling Circuit with an Impedance-Un matched CML Driver in 90 nm CMOS Technology," Asia and South Pacific Design Auto mation Conference, 2007. ASP-DAC '07. p.120. Jan., 2007.
  8. Joseph, M. C. Wong, Vincent, S. L. Cheung, and Howard C. Luong, "A 1-V 2.5-mW 5.2-GHz Frequency Divider in a 0.35-um CMOS Process," IEEE JOURNAL OF SOLID-STATE CIRCUITS. Vol.38, No.10, pp.1643-1648, Oct., 2003. https://doi.org/10.1109/JSSC.2003.817261
  9. Khaled. M. Sharaf, Mohamed. I. El masry, "An Accurate Analytical Propagation Delay Model for High-speed CML Bipolar Circuits," IEEE JOURNAL OF SOLID-STATE CIRCUITS. Vol.29, No.31, pp.31-45, Jan., 1994. https://doi.org/10.1109/4.272092
  10. Horst. S. J, Phillips. S. D, Saha. P, Cressler. J. D, McMorrow. D, marshall. P," A Theory of Single-Event Transient Response in Cross-Coupled Negative Resistance Oscillators." IEEE Transactions on Nuclear Science. Vol.57, No.6, pp.3349-3357, Dec., 2010.
  11. Walter. K. M, Ebers man. B, Sunderland. D. A, Berg. G. D, Free man. G. G, Groves. R.A, Jadus. D. K, Harame. D. L, "A scalable, statistical SPICE Gummel-Poon model for SiGe HBTs. "Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, 1997. p.32. Sep., 1997.
  12. Tho mas. H. Lee., The Design of CMOS Radio-Frequency Integrated Circuits Second Edition. Publishing House of Electronics Industry. BEIJING. p.180, 2004.
  13. Razavi. B, Design of Analog CMOS Integrated Circuits. McGraw-Hill. Boston, p.103, 2001.
  14. K. K. Clarke, D. T. Hess, Communication Circuits: Analysis and Design. Addison-Wesley. Reading. p.94, 1971.
  15. A. Fard, D. Aberg, "A novel 18 GHz 1.3 mW CMOS frequency divider with high input sensitivity." International Symposium on Signals, Circuits and Systems, 2005. p.409, Jul., 2005.
  16. Jri. Lee, Mingchung. Liu, Huaide. Wang, "A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology." IEEE JOURNAL OF SOLID-STATE CIRCUITS. Vol.43, No.6, p.1414, Jun., 2008. https://doi.org/10.1109/JSSC.2008.922719
  17. Z. Gu, A. Thiede, "18 GHz low-power CMOS static frequency divider." Electronics Letters. Vol.39, No.20, pp.1433-1434, Oct., 2003. https://doi.org/10.1049/el:20030932
  18. K. L. J. Wong, A. Rylyakov, C. K. K. Yang, "A broadband 44-GHz frequency divider in 90-nm CMOS." Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC 05. IEEE. pp.196-199. Nov., 2005.
  19. Tang-Nian Luo, Chen, Y.-J.E, "A 0.8-mW 55-GHz Dual-Injection-Locked CMOS Frequency Divider." IEEE Transactions on Microwave Theory and Techniques, Vol.56, No.3, pp.620-625, Mar., 2008. https://doi.org/10.1109/TMTT.2008.916868