참고문헌
- G. G. E. Gielen, "CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip," IEE Proc. Comput. Digit. Tech., Vol.152, pp.317-332, May, 2005. https://doi.org/10.1049/ip-cdt:20045116
- M. M. Hershenson, S. P. Boyd, and T. H. Lee, "Optimal design of a CMOS op amp via geometric programming," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol.20, pp.1-21, Jan., 2001. https://doi.org/10.1109/43.905671
- P. Mandal and V. Visvanathan, "CMOS op-amp sizing using a geometric programming formulation," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol.20, pp.22-38, Jan., 2001. https://doi.org/10.1109/43.905672
- X. Li, P. Gopalakrishnan, Y. Xu, and L. T. Pileggi, "Robust analog/RF circuit design with projectionbased performance modeling," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol.26, pp.2-15, Jan., 2007. https://doi.org/10.1109/TCAD.2006.882513
- W. Daems, G. Gielen, and W. Sansen, "Simulationbased generation of posynomial performance models for the sizing of analog integrated circuits," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol.22, pp.517-534, May, 2003. https://doi.org/10.1109/TCAD.2003.810742
- J. Kim, J. Lee, L. Vandenberghe, and C.K. K. Yang, "Techniques for improving the accuracy of geometric-programming based analog circuit design optimization," in Proc. IEEE Int. Conf. Computer-Aided Design, 2004, pp.863-870.
- J. Kim, L. Vandenberghe, and C.K. K. Yang, "Convex piecewise-linear modeling method for circuit optimization via geometric programming," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol.29, pp.1823-1827, Nov., 2010. https://doi.org/10.1109/TCAD.2010.2053151
- W. Gao and R. Hornsey "A power optimization method for CMOS op amps using sub-space based geometric programming," in Design, Automation and Test in Europe, 2010, pp.508-513.
- V. Aggarwal and U.M. O'Reilly, "Simulationbased reusable posynomial models for MOS transistor parameters," in Design, Automation and Test in Europe, 2007, pp.69-74.
- S. DasGupta and P. Mandal, "An improvised MOS transistor model suitable for geometric program based analog circuit sizing in sub-micron technology," in Proc. IEEE VLSI Design, 2010, pp.294-299.
- M.H. Maghami, F. Inanlou, and R. Lotfi, "Simulation-equation-based methodology for design of CMOS amplifiers using geometric programming," in Proc. IEEE Electron., Circuits and Syst., 2008, pp.360-363.
- J. Jeon, B. G. Park, and H. Shin, "Investigation of thermal noise factor in nanoscale MOSFETs," Journal of Semiconductor Technology and Science, Vol.10, pp.225-231, Sep., 2010. https://doi.org/10.5573/JSTS.2010.10.3.225
- R. J. Duffin, E. L. Peterson, and C. Zener, Geometric Programming-Theory and Application. New York: Wiley, 1967.
- K. O. Kortanek, X. Xu, and Y. Ye, "An infeasible interior-point algorithm for solving primal and dual geometric progams," Math. Programming, Vol.76, pp.155-181, 1996.
- A. Mutapcic, K. Koh, S. Kim, and S. Boyd, "ggplab: A Matlab toolbox for geometric programming," http://www.stanford.edu/˜boyd/ggplab, Version 1.0, May, 2006.
- N. Arora, MOSFET Models for VLSI Circuit Simulation. Springer-Verlag, 1993.
- W. Liu, MOSFET Models for SPICE Simulation, Including BSIM3v3 and BSIM4. John Wiley & Sons, 2001.
- E. A. Vittoz, "Weak inversion for ultra low-power and very low-voltage circuits," in Proc. IEEE Asian Solid-State Circuits Conference, Nov., 2009, pp.129-132.
- C. C. Enz and E. A. Vittoz, Charge-based MOS Transistor Modeling. John Wiley & Sons, 2006.
- D. M. Binkley, Tradeoffs and Optimization in Analog CMOS Design. John Wiley & Sons, 2008.
- M. J. Deen, C. H. Chen, S. Asgaran, A. Rezvani, J. Tao, and Y. Kiyota, "High-frequency noise of modern MOSFETs," IEEE Trans. Electron. Devices, Vol.53, pp.2062-2081, Sep., 2006. https://doi.org/10.1109/TED.2006.880370
- M. Chiang, C. W. Tan, D. P. Palomar, D. O'Neill, and D. Julian, "Power control by geometric programming," IEEE Trans. Wireless Communications, Vol.6, pp.2640-2651, Jul., 2007. https://doi.org/10.1109/TWC.2007.05960
- B. Y. Kamath, R. G. Meyer, and P. R. Gray, "Relationship between frequency response and settling time of operational amplifiers," IEEE J. Solid-State Circuits, Vol.9, pp.347-352, Dec., 1974. https://doi.org/10.1109/JSSC.1974.1050527
- D. J. Comer and D. T. Comer, "Using the weak inversion region to optimize input stage design of CMOS op amps," IEEE Trans. Circuits and Systems II, Vol.51, pp.8-14, Jan., 2004. https://doi.org/10.1109/TCSII.2003.821517
- S. M. Mallya and J. H. Nevin, "Design procedures for a fully differential folded-cascode CMOS operational amplifier," IEEE J. Solid-State Circuits, Vol.24, pp.1737-1740, Dec., 1989. https://doi.org/10.1109/4.45013
피인용 문헌
- A Unified Channel Thermal Noise Model for Short Channel MOS Transistors vol.13, pp.3, 2013, https://doi.org/10.5573/JSTS.2013.13.3.213
- Small-Signal Analysis of a Differential Two-Stage Folded-Cascode CMOS Op Amp vol.14, pp.6, 2014, https://doi.org/10.5573/JSTS.2014.14.6.768
- Design Optimization of CML-Based High-Speed Digital Circuits vol.51, pp.11, 2014, https://doi.org/10.5573/ieie.2014.51.11.057
- Modeling and sizing of non-linear CMOS analog circuits used in mixed signal systems pp.1573-1979, 2019, https://doi.org/10.1007/s10470-018-1310-6