한국멀티미디어학회논문지 (Journal of Korea Multimedia Society)

  • 제14권3호
  • /
  • Pages.462-470
  • /
  • 2011
  • /
  • 1229-7771(pISSN)
  • /
  • 2384-0102(eISSN)
한국멀티미디어학회 (Korea Multimedia Society)
권호 표지
DOI QR코드

DOI QR Code

에너지 소비 모니터링을 위한 재목적 인스트럭션-셋 시뮬레이터

Retargetable Instruction-Set Simulator for Energy Consumption Monitoring

  • 고광만 (상지대학교 컴퓨터정보공학부)
  • 투고 : 2010.12.15
  • 심사 : 2011.03.18
  • 발행 : 2011.03.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

재목적성(retargetability)은 아키텍처 정보를 정형화된 형식으로 기술하여 컴파일러, 시뮬레이터와 같은 소프트웨어 개발 도구(SDK)를 생성하는데 이용된다. 시뮬레이터는 임베디드 프로세서의 설계를 하드웨어로 구현하기 전에 아키텍처의 다양한 성능 확인과 개선을 위해 소프트웨어적으로 검증할 수 있는 중요한 하드웨어 및 소프트웨어 개발 도구이다. 이러한 시뮬레이터는 시스템의 기능 검증, 성능 측정, 전력 에너지 소비 측정 결과 등을 하드웨어 설계 과정에서 중요하게 활용한다. 이 논문에서는 에너지 소비 측정이 가능한 시뮬레이터를 ADL로부터 생성하기 위해 첫째 에너지 소비 측정 및 모니터링 요소를 ADL에 표현한다. 둘째, ADL 표현으로부터 에너지 측정 및 모니터링 시뮬레이션 라이브러리를 생성한 후 시뮬레이터인 RenenrgySim 을 구축한다. 마지막으로, MiPS R4000에 대한 ADL을 표현을 작성하여 에너지 소비 측정 결과를 제시한다. 이러한 연구는 모바일 임베디드 소프트웨어 개발 분야에서 소프트웨어적인 실험을 통해 효과적인 아키텍처 개발과 신속한 SDK 생성에 활용될 수 있다.

Retargetability is typically achieved by providing target machine information, ADL, as input. The ADL are used to specify processor and memory architectures and generate software toolkit including compiler, simulator, etc. Simulator are critical components of the exploration and software design toolkit for the system designer. They can be used to perform diverse tasks such as verifying the functionality and/or timing behavior of the system, and generating quantitative measurements(e.g., power energy consumption) which can be used to aid the design process. In this paper, we generate the energy consumption estimation simulator through ADL. For this goal, firstly, we describes the energy consumption estimation and monitoring informations on the ADL based on EXPRESSION. Secondly, we generate the energy estimation and monitoring simulation library and then constructs the simulator, RenergySim. Lastly, we represent the energy estimations results for MIPS R4000 ADL description. From this subjects, we contribute to the efficient architecture developments and prompt SDK generation through programmable experiments in the field of mobile software development.

키워드

참고문헌

  1. Prabhat Mishra and Nikil Dutt, Processor Description Languages, Morgan Kaufmann, 2008.
  2. Rainer Leupers, "Code Generation for Embedded Processor," ISSS;00: 13th International System Synthesis Symposium, pp.173-178, Sep. 2000.
  3. A. Hoffman and H. Meyr, R. Leupers, Architecture Exploration for Embedded Processors with LISA, Kluwer Academic Publishers (ISBN: 1-4020-7338-0), Dec. 2002.
  4. Uli Kremer, "Compilers for Power and Energy Management," PLDI'03: ACM SIGPLAN 2003 conference on Programming Language Design and Implementation Tutorial, 2003.
  5. Uli Kremer, "Low Power/Power Compiler Optimizations," in Low-Power Electronics Design(Editor: Christian Piguet), CRC Press, 2005.
  6. A. Parikh, Soontae Kim, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin, "Instruction Scheduling for Low Power," Journal of VLSI Signal Processing, Vol.37, pp.129-149, 2004. https://doi.org/10.1023/B:VLSI.0000017007.28247.f6
  7. Eric C. Schnarr, Mark D. Hill, and James R. Larus, "Facile: A Language and Compiler for High-Performance Processor Simulators," PLDI'99: Proceedings of the ACM SIGPLAN 1999 conference on Programming Language Design and Implementation, pp.1-11, 1999.
  8. Mehrdad Reshadi, Nikhil Bansal, Prabhat Mishra, and Nikill Dutt, "An Efficient Retargetable framework for Instruction-Set Simulation," CODES+ISSS'03: Proceedings of the International Symposium on Hardware/ Software Codesign and System Synthesis, pp. 13-18, 2003.
  9. R. Leupers, J. Elste, and B. Landwehr, "Generation of Interpretive and Compiled Instruction Set Simulators," ASP-DAC'99: Proceeding of the Asia South Pacific Design Automation Conference 1999, 1999.
  10. Alex Nicolau, et al., "V-SAT: A Visual Specification and Analysis Tool for System- on-Chip Exploration," Journal of System Architecture, Vol. 47, pp.263-275, 2001. https://doi.org/10.1016/S1383-7621(00)00049-7
  11. Jianwen Zhu and Daniel D. Gasski, "A Retargetable, Ultra-fast Instruction Set Simulator," DATE'99: Proceedings of the Design Automation and Test conference in Europe, p. 1999.
  12. A. Nohl, et al., "A Universal Technique for Fast and Flexible Instruction-set Architecture Simulation," In Proc. of DAC, 2002.
  13. M. Reshadi, et al., "Instruction Set Compiled Simulation: A Technique for Fast and Flexible Instruction-set Simulation," In Proc. of DAC, 2003.
  14. Anupam Chattopadhyay, Heinrich Meyr, and Rainer Leupers, "LISA: A Uniform for Embedded Processor Modeling, Implementation, and Software Toolsuite Generation," Processor Description Languages: Chap. 5, Morgan Kauffman, 2008.
  15. Prabhat Mishra, Aviral Shrivastava, and NiKill Dutt, "Architecture Description Language-driven Software Toolkit Generation for Architectural Exploration of Programmable SOCs," ACM Transactions on Design Automation of Electronics Systems, Vol.11, No.2, pp.626-658, 2006. https://doi.org/10.1145/1142980.1142985
  16. Wissam Chedid and Chansu Yu, "Survey on Power Management Techniques for Energy Efficient Computer Systems," Technical Report: CSU-ECE-TR-02-01, Cleveland State University, 2002.
  17. SimpleScalar: MASE. http://www.simplescalar.com
  18. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "The Design and Use of SimplePower: A Cycle Accurate Energy Estimation Tool," DAC'00: Proceedings of the 37th Design Automation Conference, pp.340-345, 2000.
  19. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," In Proc. of International Symposium on Computer Architecture, pp.83-94, 2000.
  20. Sim-Panalyzer(ver 2.0.3) reference Manual. http://www.eecs.umich.edu/-panalyzer/.

피인용 문헌

  1. Study on the Obsolescence Forecasting Judgment of PV Systems adapted Micro-inverters vol.18, pp.7, 2015, https://doi.org/10.9717/kmms.2015.18.7.864