JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Design of a 25 mW 16 frame/s 10-bit Low Power CMOS Image Sensor for Mobile Appliances

  • Kim, Dae-Yun (Dongguk Univ.-Seoul, Dept. of Semiconductor Science) ;
  • Song, Min-Kyu (Dongguk Univ.-Seoul, Dept. of Semiconductor Science)
  • Received : 2011.04.24
  • Published : 2011.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

A CMOS Image Sensor (CIS) mounted on mobile appliances requires low power consumption due to limitations of the battery life cycle. In order to reduce the power consumption of CIS, we propose novel power reduction techniques such as a data flip-flop circuit with leakage current elimination and a low power single slope analog-to-digital (A/D) converter with a sleep-mode comparator. Based on 0.13 ${\mu}m$ CMOS process, the chip satisfies QVGA resolution (320 ${\times}$ 240 pixels) that the cell pitch is 2.25 um and the structure is a 4-Tr active pixel sensor. From the experimental results, the performance of the CIS has a 10-b resolution, the operating speed of the CIS is 16 frame/s, and the power dissipation is 25 mW at a 3.3 V(analog)/1.8 V(digital) power supply. When we compare the proposed CIS with conventional ones, the power consumption was reduced by approximately 22% in the sleep mode, and 20% in the active mode.

Keywords

References

  1. G. Iddan, G. Meron, and A. Glukhovsky et al., "Wireless capsule endoscopy," Nature, Vol.405, pp.417-418, May, 2000.
  2. H-G. Graf, C. Harendt, T. Engelhardt, C. Scherjon, K. Warkentin, H. Richter, J.N. Burghartz, "High Dynamic Range CMOS Imager Technologies for Biomedical Applications," IEEE J. Solid-State Circuits, Vol.44, pp.281-289, Jan., 2009. https://doi.org/10.1109/JSSC.2008.2007437
  3. Scott Hanson, Dennis Sylvester, "A 0.45-0.7V Sub- Microwatt CMOS Image Sensor for Ultra-Low Power Applications," in Symp. VLSI Circuits Dig., pp.176-177, Jun., 2009.
  4. R. himizu, M. Arimoto, H. Nakashima, K. Misawa, T. Ohno, Y. Nose, K. Watanabe, T. Ohyama, "A Charge-Multiplication CMOS Image Sensor Suitable for Low-Light-Level Imaging," IEEE J. Solid-State Circuits, Vol.44, pp.3603-3608, Dec., 2009. https://doi.org/10.1109/JSSC.2009.2035541
  5. Dongsoo Kim, Youngchol Chae, Jihyun Cho, Gunhee Han, "A Dual-Capture Wide Dynamic Range CMOS Image Sensor Using Floating- Diffusion Capacitor," IEEE Trans. Electron Devices, Vol.55, pp.2590-2594, Oct., 2008. https://doi.org/10.1109/TED.2008.2003023
  6. C. Posch, D. Matolin, R. Wohlgenannt, "A QVGA 143 dB dynamic range asynchronous address-event PWM dynamic image sensor with lossless pixellevel video compression," in Proc. IEEE ISSCC Dig. Tech. Papers, pp.400-401, Feb., 2010.
  7. M.F. Snoeij, A.J.P Theuwissen, K.A.A. Makinwa, J.H. Huijsing, "A CMOS Imager With Column- Level ADC Using Dynamic Column Fixed-Pattern Noise Reduction," IEEE J. Solid-State Circuits, Vol. 41, pp.3007-3015, Dec., 2006. https://doi.org/10.1109/JSSC.2006.884866
  8. T. Sugiki et al., "A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction," in Proc. IEEE ISSCC Dig. Tech. Papers, pp.108-109,450. Feb., 2000. https://doi.org/10.1109/ISSCC.2000.839712
  9. R.Shimizu, M. Arimoto, H. Nakashima, K. Misawa, T. Ohno, Y. Nose, K. Watanabe, T. Ohyama, "A Charge-Multiplication CMOS Image Sensor Suitable for Low-Light-Level Imaging," IEEE J. Solid-State Circuits, Vol.44, pp.3603-3608, Dec., 2009. https://doi.org/10.1109/JSSC.2009.2035541
  10. Y. Nitta et al., "High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor," in Proc. IEEE ISSCC Dig. Tech. Papers, pp.2024-2031, Feb., 2006. https://doi.org/10.1109/ISSCC.2006.1696261
  11. T. Sugiki et al., "A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction," in Proc. IEEE ISSCC Dig. Tech. Papers, pp.108-109, 450, Feb., 2000. https://doi.org/10.1109/ISSCC.2000.839712
  12. B. Chatterjee, M. Sachdev, S. Hsu, R. Krishnamurthy, S. Borkar, "Effectiveness and scaling trends of leakage control techniques for sub-130 nm CMOS technologies," in Proc. ISLPED, pp.122-127, Aug., 2003.
  13. H. Rahman, C. Chakrabarti, "A leakage estimation and reduction technique for scaled CMOS logic circuits considering gate-leakage," in Proc. ISCAS, Vol.2, pp.II-297-300, May, 2004.