Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of Contention Free Parallel MAP Decode Module

메모리 경합이 없는 병렬 MAP 복호 모듈 설계

  • Received : 2010.08.13
  • Accepted : 2010.12.23
  • Published : 2011.01.25
Download PDF
⟨ Previous Next ⟩

Abstract

Turbo code needs long decoding time because of iterative decoding. To communicate with high speed, we have to shorten decoding time and it is possible with parallel process. But memory contention can cause from parallel process, and it reduces performance of decoder. To avoid memory contention, QPP interleaver is proposed in 2006. In this paper, we propose MDF method which is fit to QPP interleaver, and has relatively short decoding time and reduced logic. And introduce the design of MAP decode module using MDF method. Designed decoder is targetted to FPGA of Xilinx, and its throughput is 80Mbps maximum.

터보 코드는 반복 복호를 하기 때문에 긴 복호시간을 필요로 한다. 고속 통신을 하기 위해서는 복호 시간을 줄여야 하며 이는 병렬 처리를 통해 해결할 수 있다. 하지만 병렬 처리 시 메모리 경합이 발생할 수 있는데 이는 복호기의 성능을 저하시킨다. 이러한 메모리 정합을 피하기 위해 2006년 QPP 인터리버가 제안되었다. 본 논문에서는 QPP 인터리버에 적합하며 비교적 적은 지연 시간을 갖고 회로의 크기도 줄인 MDF 기법을 제안한다. 그리고 MDF 기법을 사용한 MAP 복호 모듈의 설계를 보인다. 구현한 복호기는 Xilinx 사의 FPGA에 타켓팅하였으며 최대 80Mbps의 처리율을 보인다.

Keywords

References

  1. C. Berrou, A. Glavieux, P. Thitimajshima, "Near Shannon Limit Error-correcting Coding and Decoding : Turbo-codes", ICC 1993, pp. 1064-1070, Geneva, Switzerland, May 1993.
  2. "Multiplexing and Channel coding (TDD)", 3G TS 25.222 V3.1.1 (1999-12), pp. 12 - 16.
  3. "Physical Layer Standard for cdma2000 Spread Spectrum Systems (IS-2000-2)", TIA, pp. 3.73 - 3.79.
  4. J. Kwak, S. M. Park, S. S. Yoon, K. Lee, "Implementation of a Parallel Turbo Decoder with Dividable Interleaver", ISCAS 2003, pp. II-65 - II-68, May 2003.
  5. Z. He, P. Fortier, S. Roy, "Highly-Parallel Decoding Architectures for Convolutional Turbo Codes", IEEE Transactions on Very Large Scale Integration(VLSI) Systems, Vol. 14, No. 10, pp. 1147 - 1151, Oct. 2006. https://doi.org/10.1109/TVLSI.2006.884172
  6. O. Y. Takeshita, "On Maximum Contention-Free Interleavers and Permutation Polynomials over Integer Rings", IEEE Transactions on Information Theory, Vol. 52, No. 3, pp. 1249 - 1253, Mar. 2006.
  7. Broadcom, "Flexible and Formulaic Collision-free Memory Accessing for Parallel Turbo Decoding with Quadratic polynomial permutation (QPP) Interleave", 3GPP TSG RAN WG1 #47 BIZ, R1-070618.
  8. C. Schurgers, F. Catthoor, M. Engels, "Optimized MAP Turbo Decoder", SiPS 2000, pp. 245 - 254, Oct. 2000.
  9. I. Al-Mohandes, M. Elmasry, "A Low-Power 5Mb/s Turbo Decoder for Third-Generation Wireless Terminals", CCECE 2004, pp. 2387 - 2390, Niagara Falls, May 2004.
  10. "Technical Specification Group Radio Access Network; Multiplexing and channel coding (FDD)(Release 6)", 3GPP TS 25.212 V6.7.0, 2005-12.
  11. S. S. Pietrobon, A. S. Barbulescu, "A Simplification of the Modified Bahl Decoding Algorithm for Systematic Convolutional Codes", International Symposium on Information Theory and its Applications, pp. 1073 - 1077, Sydney, Australia, Nov. 1994.
  12. Ericsson, "Contention-Free Interleavers vs. Contention-Avoidance Decoding Solutions", 3GPP TSG-RAN WG1 #47 bis, R1-070463.
  13. B. Shim, H. G. Myung, "A Novel Metric Representation for Low-Complexity Log-MAP Decoder", ISCAS 2005, pp. 5830 - 5833, May 2005.