Journal of Korea Multimedia Society (한국멀티미디어학회논문지)

Korea Multimedia Society (한국멀티미디어학회)
권호 표지
DOI QR코드

DOI QR Code

Design to Chip with Multi-Access Memory System and Parallel Processor for 16 Processing Elements of Image Processing Purpose

영상처리용 16개의 처리기를 위한 다중접근기억장치 및 병렬처리기의 칩 설계

  • 임재호 (충남대학교 정보통신공학과) ;
  • 박성미 (충남대학교 정보통신공학과) ;
  • 박종원 (충남대학교 정보통신공학과)
  • Received : 2011.07.18
  • Accepted : 2011.10.24
  • Published : 2011.11.30
Download PDF
⟨ Previous Next ⟩

Abstract

This dissertation present a chip with Multi-Access Memory System(MAMS) and parallel processor for 16 Processing Elements of image processing purpose. MAMS is a kind of parallel access memory system and can simultaneously access to random pixel datas with eight types. It is possible to set a interval about pixel datas to access, too. The parallel processor built-in MAMS actually has been realized in 2003 but its performance fell short of a real time process for high-definition images. I designed a improved parallel processing system by means of addition and expansion of Memory Modules and Processing Elements of previous one. It is feasible to perform a Morphological Closing at the speed of 3 times of the previous one and 6 times of serial system.

본 논문에서는 영상처리용 16개의 처리기를 위한 다중접근기억장치(Multi-Access Memory System) 및 병렬처리기의 칩을 설계하였다. 다중접근기억장치는 병렬접근 메모리 시스템의 한 종류로서 영상의 픽셀 데이터값에 8가지 타입으로 동시 접근이 가능하다. 또한 일정한 간격을 두고 픽셀 데이터값에 접근하는 것이 가능하다. 다중접근기억장치가 내장된 병렬처리기는 실제로 2003년에 구현되어진 적이 있다. 하지만 고해상도 영상을 실시간으로 처리하기에는 그 성능이 미치지 못하였다. 이에 본 논문에서는 이전의 시스템의 메모리 모듈(Memory Module)과 처리기(Processing Element)를 추가 확장하여 보다 개선된 병렬처리 시스템을 설계하였다. 이 시스템은 이전의 시스템보다는 3배, 시리얼 시스템보다는 6배 빠른 속도로 모폴로지컬 클로징(Morphological closing) 알고리즘의 수행이 가능하다.

Keywords

References

  1. J. L. Potter, "Image processing on the massively parallel processor," IEEE Computer , Vol.16, No.1, pp. 62-67, 1983.
  2. A. Rosenfeld, Multiresolution image processing and analysis, Springer-Verlag, 1984.
  3. H. S. Wallace and D. Howard, ,"HBA vision architecture," IEEE Trans. PAMI , Vol.11, No.3, pp. 227-232, 1989. https://doi.org/10.1109/34.21791
  4. M. Duff, "Parallel Processors for Digital Image Processing," Advances in Digital Image Processing(P. Stucki, Ed.) NewYork: Plenum, pp. 265-279, 1979.
  5. K. E. Batcher, "Design of a Massively Parallel Processor," IEEE Trans. Comput., Vol.C-29, pp. 836-840, 1980. https://doi.org/10.1109/TC.1980.1675684
  6. M.J. Kimmel, R.S. Jaffe, J.R. Manderville and M.A. Lavi, "MITE: Morphic Image Transform engine, an Architecture for Reconfigurable Pipelines of Neighborhood Processors," IEEE Computer Society Workshop on Computer Architecture for Pattern Analysis and Image Database Management, Miami Beach, FL, Nov. 18-20, pp. 493-500, 1985.
  7. E.W. Kent and S.L. Tanimoto, "Hierarchical Cellular Logic and the PIPE Processor: Structural and Functional Correspondence," in Proc. IEEE Workshop Comp. Architecture for Pattern Analysis and Image Database Management, Miami Beach, FL, Nov.18-20, pp. 311- 319, 1985.
  8. P. Budnik and D. J. Kuck, "The Organization and Use of Parallel Memories," IEEE Trans. Computers, Vol.C-20, No.12, pp. 1566-1569, 1971. https://doi.org/10.1109/T-C.1971.223171
  9. D. H. Lawrie, "Access and Alignment of Data in Array Processor," IEEE Trans. Computers, Vol.C-24, No.12, pp. 1145-1155, 1975. https://doi.org/10.1109/T-C.1975.224157
  10. D. Lee, "Scrambled Storage for Parallel Memory Systems," In Proc. Int. Symp. on Comp. Architecture, pp. 232-239, 1988.
  11. D. C. Van Voorish and T. H. Morrin, "Memory System for Image Processing," IEEE Trans. Computers, Vol.C-27, No.1, pp. 113-125, 1978 https://doi.org/10.1109/TC.1978.1675045
  12. D. H. Lawrie and C. R. Vora, "The Prime Memory System for Image Processing," IEEE Trans. Computers, Vol.C-31, No.5, pp. 435-442, 1992.
  13. C. S. Raghavendra and R. Boppana, "On Methods for Fast and Efficient Parallel Access," In Proc. Int. Parallel Processing, pp. 76-83, 1990.
  14. J. W. Park, "An Efficient Memory System for Image Processing," IEEE Trans. Computers, Vol.C-35, No.7, pp. 669-674, 1986. https://doi.org/10.1109/TC.1986.1676813
  15. J. W. Park and D. T. Harper III, "An Efficient Memory System for the SIMD Construction of a Gaussian Pyramid," IEEE Trans. on Parallel and Distributed System, Vol.7, No.7, pp. 855- 860, 1996. https://doi.org/10.1109/71.532116
  16. H. Lee, H. K. Cho, D.S. You, and J. W. Park, "An MAMS-PP4: Multi-Access Memory System used to Improve the Processing Speed of Visual Media Applications in a Parallel Processing System," IEICE Trans. Fundamentals. Vol.E87-A, No.11 2004.
  17. J. W. Park, "Multiaccess Memory System for Attached SIMD Computer," IEEE Trans. on Computers. Vol.53, No.4, pp. 439-452, 2004. https://doi.org/10.1109/TC.2004.1268401
  18. H. E. Burdick, Digital Imaging, McGraw-Hill, 1997
  19. 윤희준, 이형, 한기선, 박종원, "문화재 검색을 위한 병렬 처리기 구조," 한국멀티미디어 학회 논문지, Vol.1, No.2, pp. 154-161, 1998.
  20. 이형, 박윤옥, 박종원, "퐁 음영법을 위한 3차원 그래 픽 가속기의 구현," 한국멀티미디어 학회 논문지, Vol.3, No.5, pp. 526-534, 2000.

Cited by

  1. Feature Extraction System for High-Speed Fingerprint Recognition using the Multi-Access Memory System vol.16, pp.8, 2013, https://doi.org/10.9717/kmms.2013.16.8.914
  2. Design and Implementation of a Face Recognition System-on-a-Chip for Wearable/Mobile Applications vol.18, pp.2, 2015, https://doi.org/10.9717/kmms.2015.18.2.244
  3. Multi-Access Memory System(MAMS)의 속도 향상을 위한 아키텍처 설계 vol.54, pp.6, 2017, https://doi.org/10.5573/ieie.2017.54.6.55