Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

dB-Linear CMOS Variable Gain Amplifier for GPS Receiver

dB-선형적 특성을 가진 GPS 수신기를 위한 CMOS 가변 이득 증폭기

  • Jo, Jun-Gi (Department of Electronics Computer Engineering, Hanyang University) ;
  • Yoo, Chang-Sik (Department of Electronics Computer Engineering, Hanyang University)
  • 조준기 (한양대학교 전자컴퓨터통신공학과) ;
  • 유창식 (한양대학교 전자컴퓨터통신공학과)
  • Received : 2011.04.26
  • Accepted : 2011.06.29
  • Published : 2011.07.25
Download PDF
⟨ Previous Next ⟩

Abstract

A dB-linearity improved variable gain amplifier (VGA) for GPS receiver is presented. The Proposed dB-linear current generator has improved dB-linearity error of ${\pm}0.15$dB. The VGA for GPS is designed using proposed dB-linear current generator and composed of 3 stage amplifiers. The IF frequency is assumed as 4MHz and the linearity requirement of the VGA for GPS receiver is defined as 24dBm of IIP3 using cascaded IIP3 equation and the VGA satisfies 24dBm when minimum gain mode. The DC-offset voltage is eliminated using DC-offset cancelation loop. The gain range is from -8dB to 52dB and the dB-linearity error satisfies ${\pm}0.2$dB. The 3-dB frequency has range of 35MHz~106MHz for the gain range. The VGA is designed using 0.18${\mu}m$ CMOS process. The power consumption is 3mW with 1.8V supply voltage.

본 논문에서는 GPS 수신기를 위한 dB-선형 특성이 개선된 가변 이득 증폭기 회로를 제안한다. 제안된 dB-선형 전류 발생기는 dB-선형성 오차가 ${\pm}0.15$dB 이내로 개선되었다. 개선된 dB-선형 전류 발생기를 사용하여 GPS 수신기를 위한 가변 이득 증폭기를 설계였다. GPS 수신기의 IF 주파수는 4MHz를 가정하였고, 선형성 요구조건을 도출하여 만족하기 위해 최소 이득일때 24dBm의 IIP3를 만족하도록 하였다. 가변이득 증폭기는 3단으로 구성되어 있으며 DC-오프셋 제거 루프를 통하여 회로의 오프셋 전압을 보상하였다. 설계된 가변 이득 증폭기의 이득은 -8dB~52dB의 범위를 가지며 이득의 dB-선형성은 ${\pm}0.2$dB 이내를 충족한다. 3-dB 주파수 대역폭은 이득에 따라 35MHz~106MHz를 보인다. 가변 이득 증폭기는 CMOS 0.18${\mu}m$ 공정을 이용하여 설계되었으며 전력은 1.8V 전원 전압에서 3mW를 소비한다.

Keywords

References

  1. T. Yamaji, N. Kanou and T. Itakura, "A temperature stable CMOS variable gain amplifier with 80-dB linearly controlled gain range," IEEE Journal of Solid-State Circuits, p.553-558, 2002.
  2. W.-M. Christopher, "A variable gain CMOS amplifier with exponential gain control," Digest technical papers IEEE symposium VLSI Circuits, p.146-149, 2000.
  3. C.-C. Chang, M.-L. Lin and S.-I. Liu, "CMOS current-mode exponential-control variable-gain amplifier," Electronics Letters, 37, p.868-869, 2001. https://doi.org/10.1049/el:20010593
  4. W.-M.-C. Sansen and R.-G. Meyer, "Integrated wideband variable-gain amplifier with maximum dynamic range," IEEE Journal Solid-State Circuits, SC-9, p.159-166, 1974.
  5. Q.-H. Duong and S.-G Lee, "CMOS exponential Current-to-Voltage circuit based on newly proposed approximation method," International symposium on circuit and systems, p.866-868, 2004.
  6. M. Cloutier, T. Varelas, C. Cojocaru, F. Balteanu, "A 4-dB NF GPS Receiver Front-End with AGC and 2-b A/D," IEEE Custom Integrated Circuits Conference, p.205-208, September, 1999
  7. Q.-H. Duong, L. Quan, C.-W. Kim and S.-. Lee, "A 95-dB linear low-power variable gain amplifier," IEEE Transactions on circuits and systems-I: regular papers, p.1648-1657, 2006.
  8. J. Ko, J. Kim, S. Cho, K. Lee, "A 19-mW 2.6 mm2 L1/L2 Dual-Band CMOS GPS Receiver," IEEE Journal of Solid-State Circuits, vol. 40, no. 7, p.1414-1425, July 2005. https://doi.org/10.1109/JSSC.2005.847326
  9. B. Razavi, RF Microelectronics, Englewood Cliffs, NJ: Prentice-Hall, 1998.
  10. C. Dualibe, M. Verleysen, P. Jespers, "Twoquadrant CMOS analogue divider," Electronics Letters, vol. 34, no. 12, p.1164-1165, June 1998. https://doi.org/10.1049/el:19980861
  11. F. Gatta D. Manstreetta, P. Rossi, F. Svelto, "A fully integrated 0.18-um CMOS direct conversion receiver front-end with on-chip lo for UMTS," IEEE Journal of Solid-State Circuits, vol. 39, no. 1, p.15-23, Jan. 2004. https://doi.org/10.1109/JSSC.2003.820865