References
- M. Herlihy and J. Moss. Transactional memory: Architectural support for lock-free data structures. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 289-300, May 1993.
- L. Hammond, V. Wong, M. Chen, B. Carlstrom, J. Davis, B. Hertzberg, M. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional memory coherence and consistency. In Proceedings of the 31st International Symposium on Computer Architecture, pages 102-113, June 2004.
- K. Moore, J. Bobba, M. Moravan, M. Hill, and D. Wood. Logtm; log-based transactional memory. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture, pages 254-265, February 2006.
- M. Lupon, G. Magklis, and A. Gonzalez. Fastm; a log-based hardware transactional memory with fast abort recovery. In Proceedings of the 18th International Conference on Parallel Architecture and Compilation Techniques, pages 293-302, September 2009.
- 김승훈, 김선우, 노원우, "집중 충돌 병렬 처리를 위한 효율적인 다중 코어 트랜잭셔널 메모리," 전자공학회논문지, 제48권 CI편, 제1호, 72-79쪽, 2011년 1월.
- V. J. Marathe, W. N. S. III, and M. L. Scott. Adaptive software transactional memory. In Proceedings of the 19th International Symposium on Distributed Computing, pages 354-368, 2005.
- B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. C. Minh, and B. Hertzberg. Mcrtstm; a high performance software transactional memory system for a multi-core runtime. In Proceedings of the 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 187-197, 2006.
- M. F. Spear, L. Dalessandro, V. J. Marathe, and M. L. Scott. A comprehensive strategy for contention management in software transactional memory. In Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 141-150, February 2009.
- P. Damron, A. Fedorova, Y. Lev, V. Luchangco, M. Moir, and D. Nussbaum. Hybrid transactional memory. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 336-346, October 2006.
- A. Shriraman, M. F. Spear, H. Hossain, S. Dwarkadas, and M. L. Scott. An integrated hardware-software approach to flexible transactional memory. In Proceedings of the 34th International Symposium on Computer Architecture, pages 104-115, 2007.
- R. I. Bahar, D. Grunwald, and B. Calder. A comparison of software code reordering and victim buffers, March 1999.
- B. M. Beckmann, M. R. Marty, and D. A. Wood. Asr: Adaptive selective replication for cmp caches. In Proceedings of the 39th Annual International Symposium on Microarchitecture, pages 443-454, December 2006.
- M. Qureshi. Adaptive spill-receive for robust high-performance caching in cmps. In Proceedings of the 15th International Symposium on High-Performance Computer Architecture, pages 45-54, February 2009.
- L. Yen, J. Bobba, M. Marty, K. Moore, H. Volos, M. Hill, M. Swift, and D. Wood. Logtm-se; decoupling hardware transactional memory from caches. In Proceedings of the 13th International Symposium on High-Performance Computer Architecture, pages 261-272, February 2007.
- M. Martin, D. Sorin, B. Beckmann, M. Marty, M. Xu, A. Alameldeen, K. Moore, M. Hill, and D. Wood. Multifacet's general execution-driven multiprocessor simulator (gems) toolset. ACM SIGARCH Computer Architecture News, 33(4):92-99, November 2005. https://doi.org/10.1145/1105734.1105747
- P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, February 2002. https://doi.org/10.1109/2.982916
- C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun. Stamp; stanford transactional applications for multi-processing. In Proceedings of the IEEE International Symposium on Workload Characterization, pages 35-46, September 2008.