JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Design of Baseband Analog Chain with Optimum Allocation of Gain and Filter Rejection for WLAN Applications

  • Cha, Min-Yeon (Division of Electrical and Computer Engineering, College of Information Technology, Ajou University) ;
  • Kwon, Ick-Jin (Division of Electrical and Computer Engineering, College of Information Technology, Ajou University)
  • Received : 2011.06.07
  • Published : 2011.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes a baseband analog (BBA) chain for wireless local area network (WLAN) applications. For the given specifications of the receiver BBA chain, the optimum allocation of the gain and filter rejection of each block in a BBA chain is achieved to maximize the SFDR. The fully integrated BBA chain is fabricated in 0.13 ${\mu}m$ CMOS technology. An input-referred third-order intercept point (IIP3) of 22.9 dBm at a gain of 0.5 dB and an input-referred noise voltage (IRN) of 32.2 nV/${\surd}$Hz at a gain of 63.3 dB are obtained. By optimizing the allocation of the gain and filter rejection using the proposed design methodology, an excellent SFDR performance of 63.9 dB is achieved with a power consumption of 12 mW.

Keywords

References

  1. K. R. Rao, J. Wilson, and M. Ismail, "A CMOS RF front-end for a multistandard WLAN receiver," IEEE Microw. Wireless Compon. Lett., Vol.15, No.5, pp.321-323, May, 2005. https://doi.org/10.1109/LMWC.2005.847689
  2. M. Zargari, D. K. Su, C. P. Yue, S. Rabii, D. Weber, B. J. Kaczynski, S. S. Mehta, K. Singh, S. Mendis, and B. A. Wooley, "A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems," IEEE J. Solid-State Circuits, Vol.37, No.12, pp.1688-1694, Dec., 2002. https://doi.org/10.1109/JSSC.2002.804353
  3. K. Kwon, H. Kim, and K. Lee, "Design methodology of baseband analog chain to maximize a spurious free dynamic range for ATSC terrestrial and cable digital TV tuner," IEEE Trans. Consum. Electronx., Vol.54, No.2, pp.300-306. May, 2008. https://doi.org/10.1109/TCE.2008.4560090
  4. I. Kwon, "Low-power design of CMOS baseband analog chain for direct conversion receiver," Int. J. Circuit Theory Appl., Vol.38, No.2, pp.111-122, Mar., 2010.
  5. C. Cojocaru, T. Pamir, F. Balteanu, A. Namdar, D. Payer, I. Gheorghe, T. Lipan, K. Sheikh, J. Pingot, H. Paananen, M. Littow, M. Cloutier, and E. MacRobbie, "A 43 mW bluetooth transceiver with -91 dBm sensitivity," IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, Vol.1, pp.90-91, Feb., 2003.
  6. A. S. Sedra, K. C. Smith, Microelectronic circuits, Oxford, New York, 2004.
  7. B. Razavi, RF microelectronics, Prentice Hall PTR, 1998.
  8. W. Y. Ali-Ahmad, "Improving the receiver intercept point using selectivity," RF tutorial, Maxim Inc. May, 2001.
  9. G. S. Moschytz, "A comparison of continuous-time active RC filters for the analog front end," Int. J. Circuit Theory Appl., Vol.35, No.5-6, pp.575-595, Sep., 2007. https://doi.org/10.1002/cta.427
  10. J-S. Park, H-G. Park, Y. Pu, and K-Y. Lee, "A 67.5 dB SFDR full-CMOS VDSL2 CPE transmitter and receiver with multi-band low-pass filter," J. Semi. Tech. and Science, Vol.10, No.4, pp.282-291, Dec., 2010. https://doi.org/10.5573/JSTS.2010.10.4.282
  11. S. D'Amico, A. Bascirotto, M.D. Matteis, N. Gittori, A. Vigna, and P. Malcovati, "A CMOS 5 nV/√Hz 74-dB-Gain-Range 82-dB-DR Multistandard Baseband Chain for Bluetooth UMTS, and WLAN," I EEE J. Solid-State Circuits, Vol.43, No.7, pp.1534-1541, Jul., 2008. https://doi.org/10.1109/JSSC.2008.922378
  12. H. O. Elwan, M. I. Younus, H. A. Al-Zaher, and M. Ismail, "A buffer-based baseband analog front end for CMOS bluetooth receivers," IEEE Trans. Circuits Syst. II, Analog and Digit. Signal Process., Vol.49, No.8, pp.545-554, Aug., 2002. https://doi.org/10.1109/TCSII.2002.805629
  13. P-I. Mak, S.-P. U and R.P. Martins, "Experimental 1-V flexible-IF CMOS analogue-baseband chain for IEEE 802.11a/b/g WLAN receivers," IET Circuits Devices Syst., Vol.1, No.6, pp.415-426, Jan., 2007. https://doi.org/10.1049/iet-cds:20070094
  14. M. Elmala, B. Carlton, R. Bishop, and K. Soumyanath, "A 1.4 V, 13.5 mW, l0/l00 MHz 6th order elliptic filter/VGA with DC-offset correction in 90 nm CMOS," IEEE Radio Freq. Integr. Circuits Symp., pp.189-192, 2005.
  15. N. Ghittori, A. Vigna, P. Malcovati, S. D'Amico, and A. Baschirotto, "A 1.2-V 30.4-dBm OIP3 reconfigurable analog baseband channel for UMTS/WLAN transmitters," IEEE Trans. Circuits and Syst. I, Reg. Papers, Vol.53, No.10, pp.2125- 2131, Oct., 2006. https://doi.org/10.1109/TCSI.2006.883174