The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지
DOI QR코드

DOI QR Code

Design Optimization of the Arithmatic Logic Unit Circuit for the Processor to Determine the Number of Errors in the Reed Solomon Decoder

리드솔로몬 복호기에서 오류갯수를 계산하는 처리기의 산술논리연산장치 회로 최적화설계

  • 안형근 (동명대학교 정보통신공학과)
  • Received : 2011.11.11
  • Published : 2011.11.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we show new method to find number of errors in the Reed-Solomon decoder. New design is much faster and has much simpler logic circuit than the former design method. This optimization was possible by very simplified square calculating circuit and parallel processing. The microcontroller of this Reed Solomon decoder can be used for data protection of almost all digital communication and consumer electronic devices.

본 논문에선 리드 솔로몬 복호기의 오류갯수를 판별하는 마이크로콘트롤러의 새로운 설계법을 제시한다. 본 설계법을 통해 기존보다 빠르고 훨씬 회로량이 줄어든 최적화된 오류갯수 판별기용 산술논리연산장치회로를 설계할 수 있었다. 이 리드솔로몬 복호기는 거의 모든 디지털 통신 및 가전기기의 데이터 보존기기의 보호장치로 사용되어질 수 있다. 여기서는 제곱계산회로의 최소화가 가능해 병렬처리를 통해 오류갯수 판별기의 최적화를 이룰 수 있었다.

Keywords

References

  1. 안형근, "Optimizing the Circuit for fmding 2 Error Positions of 2 error Correcting Reed Solomon Decoder," 한국통신학회논문지, pp 8-13 ,2011 January.
  2. J.Jiang and K. Narayanan, "Iterative soft decision decoding of Reed Solommon codes based on adaptive paritycheck matrices," in Proc. ISIT, 2004.
  3. Think Silicon Ltd, "Galois Field Multiplier Generator Version 1.0", 2008
  4. Joschi Brauchle, Ralf Koetter; A Systematic Reed-Solomon Encoder with Arbitrary Parity Positions, IEEE GLOBECOM, 2009 Proceedings.
  5. T.K. Moon, Error Correction Coding: Mathematical Methods and Algorithms, Hoboken, NJ: John Wiley & Sons,lnc.,2005.
  6. 안형근, "New Efficient Design of Reed Solomon Encoder Which has Arbitrary Parity Positions Without Galois Field Multiplier", 한국통신학회논문지, pp.984-990, Vol.35, No 6
  7. Ming Jang, Bin Nemat, "Implementation of Switch box Using a Subfield", USP7,532,721, 2009
  8. Y osef Stein, "Compact Galois Field Multiplier Engine", USP 7,177,891, Feb 13, 2007
  9. Pusan Patel, "Parallel Multiplier Designs for the Galois/Counter Mode of Operation", Univ. of Wateroo Canada, Dep. of EECS, 2008 MS Thesis.
  10. D. Canright, "Avoid Mask Re-use in Galois Multipliers", Applied Math., Naval Postgraduate School, Monterey CA 93943, USA, 26 November 2008