References
- M. S. Yoon, "Introduction of TSV (Through Silicon Via) Technology", J. Microelectron. Packag. Soc., 16(1), 1 (2009).
- J. H. Lee, G. T. Lim, S. T. Yang, M. S. Suh, Q. H. Chung, K. Y. Byun and Y. B. Park, "Electromigration and Thermomigration Characteristics in Flip Chip Sn-3.5Ag Solder Bump", J. Kor. Inst. Met. & Mater., 46, 310 (2008).
- S. K. Lim, J. W. Choi, Y. H. Kim and T. S. Oh, "Contact Resistance and Thermal Cycling Reliability of the Flip-Chip Joints Processed with Cu-Sn Mushroom Bumps", J. Kor. Inst. Met. & Mater., 46, 585 (2008).
- C. M. Oh, N. C. Park, C. W. Han, M. S. Bang and W. S. Hong, "The Interfacial Reactions and Reliability of SnAgCu Solder Joints under Thermal Shock Cycles", J. Kor. Inst. Met. & Mater., 47, 500 (2009).
- P. Arunasalam, H. D. Ackler and B. G. Sammakia, "Microfabrication of Ultrahigh Density Wafer-level Thin Film Compliant Interconnects for Through-Silicon-Via Based Chip Stacks", J. Vac. Sci. Technol., B24, 1780 (2006).
- C. Ryu, J. Park, J. S. Pak, K. Y. Lee, T. S. Oh and J. Kim, "Suppression of Power/Ground Inductive Impedance and Simultaneous Switching Noise Using Silicon Through-Via in a 3-D Stacked Chip Package", IEEE Microwave Wireless Comp. Lett., 17, 855 (2007). https://doi.org/10.1109/LMWC.2007.910485
- K. W. Lee, T. S. Oh, J. H. Lee and T. S. Oh, J. Electron. Mater., 36, 123 (2007). https://doi.org/10.1007/s11664-006-0020-5
- M. H. Jeong, G. T. Lim, B. J. Kim, K. Lee, J. D. Kim, Y. C. Joo and Y. B. Park, "Interfacial Reaction Effect on Electrical Reliability of Cu Pillar/Sn Bumps", J. Electron. Mater., 39, 2368 (2010). https://doi.org/10.1007/s11664-010-1345-7
- B. Lee, J. Park, S. J. Jeon, K. W. Kwon and H. J. Lee, "A Study on the Bonding Process of Cu Bump/Sn/Cu Bump Bonding Structure for 3D Packaging Applications", J. Electrochemical Society, 157, H420 (2010). https://doi.org/10.1149/1.3301931
- D. R. Frear, S. N. Burchett, H. S. Morgan and J. H. Lau, The Mechanics of Solder Alloy Interconnects, Van Nostrand Reinhold, New York (1994).
- B. Lee, J. Park, J. Song, K. W. Kwon and H. J. Lee, "Effects of Bonding Temperature and Pressure on the Electrical Resistance of Cu/Sn/Cu Joints for 3D Integration Applications", J. Electron. Mater., 40, 324 (2010).
- E. J. Jang, J. W. Kim, B. Kim, T. Matthias and Y. B. Park, "Annealing Temperature Effect on the Cu-Cu Bonding Energy for 3D-IC Integration", Met. Mater. Int., 17, 105 (2011). https://doi.org/10.1007/s12540-011-0214-0
- T. Scherban, B. Sun, J. Blaine, C. Block, B. Jin and E. Andideh. "Interfacial Adhesion of Copper-Low k Interconnects", Proc. the IEEE 2001 International Interconnect Technology Conference, Burlingame, 257, IEEE Electron Devices Society (2001).
- R. Tadepalli, "Characterization and Requirements for Cu-Cu Bonds for Three-dimensional Integrated Circuits", in Ph.D. Thesis, Massachuesetts Institute of Technology, Boston (2007).
- R. H. Dauskardt, M. Lane, Q. Ma and N. Krishna, "Adhesion and Debonding of Multi-layer Thin Film Structures", Eng. Fract. Mech., 61, 141 (1998). https://doi.org/10.1016/S0013-7944(98)00052-6
- P. G. Charalambides, J. Lund, A. G. Evans and R. M. McMeeking, "A Test Specimen for Determining the Fracture Resistance of Bimaterial Interfaces", J. Appl. Mech., 111, 77 (1989).
- J. W. Kim, K. S. Kim, H. J. Lee, H. Y. Kim, Y. B. Park and S. Hyun, "The Effect of Plasma Pre-cleaning on the Cu-Cu Direct Bonding for 3D Chip Stacking", Proc. 18th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), Incheon, 102, IEEE Reliability/ CPMT/ED (2011).
- R. Shaviv, S. Roham and P. Woytowitz, "Optimizing the Precision of the Four-point Bend Test for the Measurement of Thin Film Adhesion", Microelectron. Eng., 82, 99 (2005). https://doi.org/10.1016/j.mee.2005.06.006
- K. N. Chen, A. Fan, C. S. Tan and R. Reif, "Morphology and Bond Strength of Copper Wafer Bonding", Electrochemical and Solid-State Letters, 7(1), G14 (2004). https://doi.org/10.1149/1.1626994
- J. W. Kim, K. S. Kim, S. D. Kim, S. Hyun, H. J. Lee and Y. B. Park, "A Study of Cu Direct Bonding using Wet Chemical Methods", Proc. J. Microelectron. Packag. Soc.(Fall Meeting), 63, Seoul, IMAPS-Korea (2010).
- P. J. Soininen, K. -E. Elers, V. Saanila, S. Kaipio, T. Sajavaara and S. Haukka, "Reduction of Copper Oxide Film to Elemental Copper", J. Electrochem. Soc., 152, G122 (2005). https://doi.org/10.1149/1.1839491
- K. N. Chen, S. M. Chang, L. C. Shen and R. Reif, "Investigations of Strength of Copper-bonded Wafers with Several Quantitative and Qualitative Tests", J. Electron. Mat., 35, 1082 (2006). https://doi.org/10.1007/BF02692570
Cited by
- Cu-SiO2 하이브리드 본딩 vol.27, pp.1, 2011, https://doi.org/10.6117/kmeps.2020.27.1.0017