Journal of information and communication convergence engineering

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Low Power Test for SoC(System-On-Chip)

  • Jung, Jun-Mo (Department of Electronics Engineering, Kunsan National University)
  • Received : 2011.09.30
  • Accepted : 2011.11.30
  • Published : 2011.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

Power consumption during testing System-On-Chip (SOC) is becoming increasingly important as the IP core increases in SOC. We present a new algorithm to reduce the scan-in power using the modified scan latch reordering and clock gating. We apply scan latch reordering technique for minimizing the hamming distance in scan vectors. Also, during scan latch reordering, the don't care inputs in scan vectors are assigned for low power. Also, we apply the clock gated scan cells. Experimental results for ISCAS 89 benchmark circuits show that reduced low power scan testing can be achieved in all cases.

Keywords

References

  1. L. Whetsel, Addressable Test Ports -an Approach to Testing Embedded Cores. In Proc. IEEE International Test Conference, pages 1055-1064, 1999.
  2. P.Girard. Low Power Testing of VLSI Circuits: Problems and Solutions. In Proc, IEEE International Symposium on Quality Electronic Design, pages 173-179, 2000.
  3. S. Wang and S.K. Gupta, "ATPG for heat dissipation minimization during test application," IEEE Transactions on Computers, pp. 256-262, 1998.
  4. A.Chandra and K. Chakrabarty, "System-on-a-chip test data compression and decompression architectures based on Golomb codes," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No.3, pp. 355-368, March 2001. https://doi.org/10.1109/43.913754
  5. A. Chandra and K. Chakrabarty, "Combining low-power scan testing and test data compression for system-on-a-chip," Proc. IEEE/ACM Design Automation Conference (DAC), pp. 166-169, June 2001.
  6. P.Rosinger,P.T. Gonciari, B.M. Al-Hashimi and N.Nicolici, "Simultaneously reduction in volume of test data and power dissipation for systems-on-a-chip," Electronics Letters, Vol.37, No.24, pp. 1434-1436, Nov. 2001. https://doi.org/10.1049/el:20010981
  7. V. Dabhokar, S.Chakravarty, I.Pomeranz and S.M. Reddy, "Techniques for minimizing power dissipation in scan and combinational circuits during test application," IEEE Trans. Comput.-Aided Des. Pp 1325-1333, 1998.
  8. P.Rosinger,P.T. Gonciari, B.M. Al-Hashimi and N.Nicolici, "Simultaneously reduction in volume of test data and power dissipation for systems-on-a-chip," Electronics Letters, Vol.37, No.24, pp. 1434-1436, Nov. 2001 https://doi.org/10.1049/el:20010981
  9. S. Wang and S.K. Gupta, "ATPG for heat dissipation minimization during test application," IEEE Transactions on Computers, pp. 256-262, 1998.