한국항공우주학회지 (Journal of the Korean Society for Aeronautical & Space Sciences)

  • 제39권12호
  • /
  • Pages.1174-1180
  • /
  • 2011
  • /
  • 1225-1348(pISSN)
  • /
  • 2287-6871(eISSN)
한국항공우주학회 (The Korean Society for Aeronautical and Space Sciences)
권호 표지
DOI QR코드

DOI QR Code

과학기술위성 3호 온보드 컴퓨터의 양성자 빔에 의한 Single Event Effect 분석

Analysis of the Single Event Effect of the Science Technology Satellite-3 On-Board Computer under Proton Irradiation

  • 투고 : 2011.07.12
  • 심사 : 2011.11.22
  • 발행 : 2011.12.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

Field Programmble Gate Array(FPGA)는 설계 시간 단축, 재구성 가능성 등의 이유로 우주용 시스템에 사용이 늘고 있다. 그러나, Static Random Access Memory (SRAM) 구조를 가지는 FPGA의 경우 우주 방사능 환경으로 인해 발생하는 single event upset (SEU)로 인한 영향에 더 취약한 단점을 가지고 있다. 과학기술위성 3호 온보드 컴퓨터에서는 SEU로 발생되는 영향을 감소시키기 위하여 triple modular redundancy (TMR)과 Scrubbing scheme (기법)을 사용하고 있다. 실제 방사선 조사 실험 결과, TMR과 Scrubbing 기법을 통하여 문턱 에너지 값이 10.6 MeV에서 20.3 MeV로 개선됨을 확인하였으며, 과학기술위성 3호 위성 궤도 환경을 시뮬레이션 한 결과와 실험 결과를 이용하여 1.23 bit-flips/day의 에러율을 얻었다.

Field Programmable Gate Array(FPGA)s are replacing traditional integrated circuits for space applications due to their lower development cost as well as reconfigurability. However, they are very sensitive to single event upset (SEU) caused by space radiation environment. In order to mitigate the SEU, on-board computer of STSAT-3 employed a triple modular redundancy(TMR) and scrubbing scheme. Experimental results showed that upset threshold energy was improved from 10.6 MeV to 20.3 MeV when the TMR and the scrubbing were applied to the on-board computer. Combining the experimental results with the orbit simulation results, calculated bit-flip rate of on-board computer is 1.23 bit-flips/day assuming in the worst case of STSAT-3 orbit.

키워드

참고문헌

  1. Neil W. Bergmann and Anwar S. Dawood, "Reconfigurable Computers in Space: Problems, Solutions and Future Directions", the Proc. of Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), 1999.
  2. Bolchini C., Miele A., Santambrogio M. D., "TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs", the Proc. of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, IEEE, 2007, pp.87-95.
  3. Barth J., "Radiation Environment", IEEE NSREC Short Course, July, 1997.
  4. Normand E., "Single Event Upset at Ground Level", IEEE Transaction on Nuclear Science, Vol.43, No.6, Dec. 1996, pp.2742-2750. https://doi.org/10.1109/23.556861
  5. Lima F., Carro L., Reis R., "Designing Fault Toleant Systems into SRAM-based FPGAs", the Proc. of Design Automation Conference'03, IEEE/ACM, 2003, pp.650-655.
  6. Xilinx Inc., Virtex-4 User Guide, 2007.
  7. Actel Inc., RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs Data Sheet, 2010.
  8. Aeroflex Giasler Inc., GRLIB IP Core User's Manual, 2009.
  9. E. Fuller, M. Caffrey, A. Salazar, C. Carmichael, and J. Fabula, "Radiation testing update, SEU mitigation, and availability analysis of the Virtex FPGA for space re-configurable computing", the Proc. of MAPLD '00, 2000.
  10. C. Carmichael, Xilinx Application Note 197. 2006.
  11. F. Lima, L. Sterpone, L. Carro, M. Sonza Reorda, "On the Optimal Deisgn of Triple Modulear Redundancy Logic for SRAM-based FPGAs", the Proc. of Deisgn Automation and Test in Europe (DATE)'05, 2005, pp.1290-1295.
  12. B. Pratt, M. Caffrey, P. Graham, K. Morgan, M. Wirthlin, "Improving FPGA Design Robustness with Partial TMR", the Proc. of Annual International Reliability Physics Symposium, 2006, pp.226-233.
  13. P. K. Samudrala, J. Ramos, and S. Katkoori, "Selective Triple Modular Redundancy (STMR) Based Single-Event Upset (SEU) Tolerant Synthesis for FPGAs", IEEE Transaction on Nuclear Science, Vol.51, No.5, 2004, pp.2957-2970. https://doi.org/10.1109/TNS.2004.834955
  14. Xiaoxuan She, P. K. Samudrals, "Selective Triple Modular Redundancy for Single Event Upset (SEU) Mitigation", the Proc. of NASA/ESA Conference on Adaptive Hardware and Systems, 2009, pp.344-350.
  15. KIRAMS Hompage, http://www.kirams.re.kr/rirams/index.asp.
  16. Dong-Kang, Dae-Soo Oh, Kyoung-Son Jhang, "Design and Implemenation of a Radiation Tolerant On-Board Computer for Science Technology Satellite-3", the Proc. of NASA/ESA Conference on Adaptive Hardware and Systems, 2010, pp.17-23.
  17. 고대호, 이승헌, 이성세, 박종오, 심은섭, "Virtex-5 XC5VLX50 Field Programming Gate Array를 이용한 양성자 빔에서의 단일 현상 효과 특성 분석", 한국물리학회지 "새물리", Vol.59, No.6, 2009, pp.450-454.
  18. STSAT-3 System Ciritical Design Review, 2009.
  19. J. I. Vette, "The NASA/National Space Science Data Center Trapped Radiation Environment Model Program (1964-1991)", NSSDC 91-29, NASA/Goddard Space Flight Center, National Space Science Data Center, Greenbelt, MD, 1991.