The Journal of The Korea Institute of Intelligent Transport Systems (한국ITS학회 논문지)

The Korea Institute of Intelligent Transport Systems (한국ITS학회)
권호 표지

A Dynamic Hardware Allocation and Binding Algorithm for SOC Design Automation

SOC 설계 자동화를 위한 동적인 하드웨어 할당 및 바인딩 알고리즘

  • Received : 2010.04.21
  • Accepted : 2010.05.22
  • Published : 2010.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a new dynamic hardware allocation and binding algorithm of a simultaneous allocation and binding for SOC design automation. The proposed algorithm works on scheduled input graph and simultaneously allocates binds functional units, interconnections and registers by considering interdependency between operations and storage elements in each control step, in order to share registers and interconnections connected to functional units, as much as possible. This paper shows the effectiveness of the proposed algorithm by comparing experiments to determine number of function unit in advance or by comparing separated executing allocation and binding of existing system.

본 논문에서는 SOC 설계 자동화를 위한 할당 및 바인딩을 동시에 수행하는 새로운 동적인 하드웨어 할당 및 바인딩 알고리즘을 제안한다. 제안된 알고리즘은 스케줄링의 결과를 입력으로 받아들이고, 각 기능 연산자에 연결된 레지스터 및 연결 구조가 최대한 공유하도록 제어스텝마다 연산과 기억 소자의 상호 연결 관계를 고려하여 기능 연산자, 연결 구조 및 레지스터를 동시에 할당 및 바인딩을 한다. 제안된 알고리즘은 각 시스템마다 비교 실험을 통하여 기존의 기능 연산자와 레지스터의 수를 미리 정했거나, 분리하여 수행한 방식들과 비교함으로서 제안된 알고리즘의 효용성을 보인다.

Keywords

References

  1. E. S. Kuh, and T. Ohtuski, "Recent advance in VLSI layout," Proc. IEEE, vol. 78, no. 2, pp. 237-263, Feb. 1990. https://doi.org/10.1109/5.52212
  2. S. Huang, C. Cheng, Y. Ni, and W. Yu, "Resister binding for clock period minimization," Proc. Design Automation Conf., pp. 439-444, July 2006.
  3. L. Liu, T. Chou, A. Aziz, and D. F. Wong, "Zero-skew clock tree construction by simulataneous, wire sizing and buffer insertion," Proc. Int. Society for Peritoneal Dialysis, pp. 33-38, 2000.
  4. K. Ravindran, A. Kuehlmann, and E. Sentovich. "Multi-domain clock skew scheduling," Proc. Int. Conf. Computer-Aided Design, pp. 801-805, Nov. 2003.
  5. Q. Zhao, C. A. J. van Eijk, C. A. Alba Pinto, and J. A. G. Jess, "Register binding for predicated execution in dsp application," Proc. Int. Symp. Circuits and Systems, pp. 113-117, Sept. 2000.
  6. E. S. Kuh, and T. Ohtuski, "Recent advance in VLSI layout," Proc. IEEE, vol. 78, no. 2, pp. 237-263, Feb. 1990. https://doi.org/10.1109/5.52212
  7. M. C. McFarl, A. C. Paker, and R. Camposano, "The high-level synthesis of the digital system," Proc. IEEE, vol. 8, no. 2, pp. 301-318, Feb. 1990.
  8. R. Camposano, "From behavior to structure: high-level synthesis," IEEE Design & Test of Computer, vol. 7, no. 5, pp. 8-19, Oct. 1990. https://doi.org/10.1109/54.60603
  9. D. G. Daniel , D. D. Nikil, and C. H. W. Allen, High-Level Synthesis : Introduction to Chip and System Design, Kluwer Academic Publishers, Boston, 1992.
  10. J. R. Armstrong and F. G. Gray, Structured Logic Design with VHDL, Prentice-Hall, Inc., pp. 231-254, 1993.
  11. P. Paulin, J. Knight, and E. Girczyc, "HAL: A multi-paradigm approach to automatic data path synthesis," Proc. Design Automation Conf., pp. 263-270, June 1986.
  12. B. Pangrle, "Splicer : A heuristic approach to connectivity binding," Proc. Design Automation Conf., pp. 536-541, June 1988.