References
- S. Mangard, M. Aigner and S. Dominikus, 'A Highly Regular and Scalable AES Hardware Architecture', IEEE Transactions on Computer, vol. 52, no. 1, pp. 483-491, April, 2004 https://doi.org/10.1109/TC.2003.1190589
- D. Josephson and S. Poehhnan, 'Debug methodology for the McKinley processor', International Test Conference(ITC), pp. 451-460, Baltimore, MD, USA, Oct. 30-Nov. 1, 2001 https://doi.org/10.1109/TEST.2001.966662
- J. Lee, M. Teharanipoor, C. Patel and J. Plusquellic, 'Securing Designs Against Scan-Based Side-Channel Attacks', IEEE Transations on Depedable and Secure Computing, Vol. 4, no. 4, pp. 325-336, Oct.-Dec., 2007 https://doi.org/10.1109/TDSC.2007.70215
- M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing, Kluwer Academic Publishers, 2000
- R. Kapoor, 'Security vs. test quality: Are they mutually exclusive?', in Proc. ITC, pp. 1414, Charlotte, NC, USA, Oct. 26–28, 2004 https://doi.org/10.1109/TEST.2004.1387422
- J. Lee, M. Teharanipoor, and J. Plusquellic, 'A Low-Cost Solution for Protecting IPs Against Scan-Based Side-Channel Attacks', VLSI Test Symposium, pp. 94-99, Berkeley, CA, USA, Apr. 30-May 4, 2006 https://doi.org/10.1109/VTS.2006.7
- B. Yang, K. Wu and R. Karri, 'Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard', ITC, pp. 339-344, Charlotte, NC, USA, Oct. 26– 28, 2004 https://doi.org/10.1109/TEST.2004.1386969
- S. Paul, R. S. Chakraborty and S. Bhunia, 'VIm-Scan : A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips', VLSI Test Symposium, pp. 455-460, Berkeley, CA, USA, May 6-10, 2007 https://doi.org/10.1109/VTS.2007.89
- B. Yang, K. Wu and R. Karri, 'Secure Scan : A Design-for-Test Architecture for Crypto Chips', IEEE Transaction Computer-Aided Design of Integrated Circuits and systems, Vol. 25, No.10, pp. 2287-2293, Oct. 2006 https://doi.org/10.1109/TCAD.2005.862745
- G. Sengar, D. Mukhopadhyay and D. R. Chowdhury, 'Secured Flipped Scan-Chain Model for Crypto-Architecture', IEEE Transaction Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No.11, pp. 2080-2084, Nov. 2007 https://doi.org/10.1109/TCAD.2007.906483
- J. Seberry, X. M. Zhang and Y, Zheng, 'Systematic generation of cryptographically robust S-boxes', The 1st ACM Conference on Computer and Communications Security, pp. 171-182, Fairfax, Virginia, USA, Aug. 10, 1993
- W. Stallings, "Cryptography and Network Security", Englewood Cliffs, NJ : Prentice-Hall, 2003.