References
-
R. A. Ashton and Y. Smooha, 'Characterization of a 0.16
${\mu}m$ CMOS Technology using SEMATECH ESD Benchmarking Structures,' in Proceedings of 23rd EOS/ESD Symposium, pp. 435-444. Portland, 2001 -
G. Boselli, C. Duvvury, and V. Reddy, 'Efficient pnp Characteristics of PMOS Transistors in Sub-0.13
${\mu}m$ ESD Protection Circuits,' in Proceedings of 24rd EOS/ESD Symposium, 2002. - C. H. Choi, 'Modeling of Nanoscale MOSFETs,' Ph.D. dissertation, Stanford University, 2002
- C. Duvvury and G. Boselli, 'ESD and latch-up reliability for nanometer CMOS technologies,' IEDM Technical Digest, pp. 933-936. 2004
-
V. Gupta, A. Amerasekera, S. Ramaswamy, and A. Tsao, 'ESD-related process effects in mixed-voltage sub-0.5
${\mu}m$ technologies,' in Proceedings of 20thEOS/ESD Symposium, pp. 161–169. Reno, 1998 https://doi.org/10.1109/EOSESD.1998.737035 - L. M. Ting, C. Duvvury, O. Trevino, J. Schichl. And T. Diep, 'Integration of TLP analysis for ESD Troubleshooting,' in Proceedings of 23rd EOS/ESD Symposium, pp.445-452.2001, Portland, OR, 2001
- J. H. Chun, C. Duvvury , G. Boselli, H. Kunz, and R.W. Dutton, 'A PMOS Failure Caused by Localized Charge Injection,' in Proceedings of International Reliability Physics Symposium, 2004
- S. Kim, S. Kim, G. Jung, K.-W. Kwon, and J. Chun, 'Design of a Reliable Broadband I/O Employing T-coil,' Journal of Semiconductor Technology and Science, vol. 9, no. 4, pp. 198-204, Dec. 2009 https://doi.org/10.5573/JSTS.2009.9.4.198
- C. Duvvury, S. Ramaswamy, A. Ameraskera, R. A. Cline, B. H. Andresen, and V. Gupta, 'Substrate pump NMOS for ESD Protection Applications,' in Proceedings of 21st EOS/ESD Symposium, pp. 7-17. 1999 https://doi.org/10.1109/EOSESD.2000.890022
- K. Oh, J. Chun, K. Banerjee, C. Duvvury, and R. W. Dutton, 'Modeling of Temperature Dependent Contact Resistance for Analysis of ESD Reliability,' in Proceedings of International Reliability Physics Symposium, pp. 226-234, 2003 https://doi.org/10.1109/RELPHY.2003.1197753
-
A. Ameraskera, V. Gupta, K. Vasanth, and S. Ramaswamy, 'Analysis of snapback behavior on the ESD capability of sub-0.20
${\mu}m$ NMOS,' in Proceedings of International Reliability Physics Symposium, pp. 159-166. 1999 https://doi.org/10.1109/RELPHY.1999.761608 - S. Ramaswamy, A. Amerasekera, and M. Chang 'A unified substrate current model for weak and strong impact ionization in sub-0.25 micron NMOS devices,' Tech. Digest of IEDM, pp. 885-888. 1997 https://doi.org/10.1109/IEDM.1997.650523
- X. Zhang, 'Modeling and characterization of substrate resistance for deep submicron ESD protection devices,' Ph.D. dissertation, Stanford University, 2002