대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

H.264 비디오 코덱을 위한 효율적인 움직임 추정 알고리즘과 회로 구조

Efficient Motion Estimation Algorithm and Circuit Architecture for H.264 Video CODEC

  • 이선영 (전자부품연구원 융합신호SoC연구센터) ;
  • 조경순 (한국외국어대학교 전자공학과)
  • Lee, Seon-Young (Convergent SoC Research Center, Korea Electronics Technology Institute) ;
  • Cho, Kyeong-Soon (Department of Electronics Engineering, Hankuk University of Foreign Studies)
  • 투고 : 2010.08.12
  • 심사 : 2010.11.15
  • 발행 : 2010.12.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 H.264 비디오 코덱에 적용할 수 있는 고성능 정수화소 움직임 예측 회로 구조에 대해 설명한다. 전역 탐색 알고리즘은 모든 가능한 블록에 대해 확인하기 때문에 가장 좋은 결과를 보장한다. 그러나 전역 탐색 알고리즘은 많은 양의 연산과 데이터를 요구한다. 연산 노력을 줄이기 위해 많은 고속 탐색 알고리즘들이 제안되었다. 고속 탐색 알고리즘들의 단점은 데이터 접근이 불규칙하고 데이터 재사용이 어려운 것이다. 본 논문에서는 고성능 움직임 예측을 위하여 효율적인 정수화소 움직임 예측 알고리즘을 제안하고 있으며, 이를 구현하기 위한 처리 속도가 높고 외부 메모리 사용을 줄일 수 있는 회로 구조를 제안한다. 제안한 회로는 7가지 종류의 가변 블록 크기를 지원하면 41개 움직임 벡터를 생성한다. 구현된 고성능 움직임 예측 회로는 RTL로 구현하였고 FPGA가 탑재된 보드에서 동작을 검증하였다. 130nm CMOS 표준 셀 라이브러리로 합성된 회로는 1초에 139.8장의 1080HD ($1,920{\times}1,088$) 영상을 처리할 수 있고 H.264 5.1 레벨까지 지원 가능하다.

This paper presents a high-performance architecture of integer-pel motion estimation circuit for H.264 video CODEC. Full search algorithm guarantees the best results by examining all candidate blocks. However, the full search algorithm requires a huge amount of computation and data. Many fast search algorithms have been proposed to reduce the computational efforts. The disadvantage of these algorithms is that data access from or to memory is very irregular and data reuse is difficult. In this paper, we propose an efficient integer-pixel motion estimation algorithm and the circuit architecture to improve the processing speed and reduce the external memory bandwidth. The proposed circuit supports seven kinds of variable block sizes and generates 41 motion vectors. We described the proposed high-performance motion estimation circuit at R1L and verified its operation on FPGA board. The circuit synthesized by using l30nm CMOS standard cell library processes 139.8 1080HD ($1,920{\times}1,088$) image frames per second and supports up to H.264 level 5.1.

키워드

참고문헌

  1. Draft IUT-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264/ISO/IEC 14496-10 AVC), Mar. 2003.
  2. ISO/IEC 14496-2, Coding of Audio-Visual Objects - part 2: Visual, Nov. 1997.
  3. SMPTE, Standards for Television: VC-1 Compressed Video Bitstream Format and Decoding Process, SMPTE 421M-2006.
  4. T. Koga, K. Iinuma, A. Hirano, Y. Iijima, and T. Ishiguro, "Motion compensation interframe coding for video conferencing," Proc. Nat'l Telecomm. Conf., pp.531-535, Nov. 1981.
  5. L. M. Po and W. C. Ma, "A novel four-step search algorithm for fast block motion estimation," IEEE Trans. Circuits Syst. Video Technol., vol. 6, pp. 313-317, June 1996. https://doi.org/10.1109/76.499840
  6. K. Nam, J. Kim, R. Park, and Y. Shim, "A fast hierarchical motion vector estimation algorithm using mean pyramid," IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 4, pp. 344-351, Aug. 1995. https://doi.org/10.1109/76.465087
  7. S. Zhu and K. K. Ma, "A new diamond search algorithm for fast block-matching motion estimation," IEEE Trans. Image Processing, vol. 9, pp.287-290, Feb. 2000. https://doi.org/10.1109/83.821744
  8. "H.264/AVC reference software JM14.0", http://iphome.hhi.de/suehring/tml/.
  9. S. Y. Yap and J. V. McCanny, "A VLSI architecture for advanced video coding motion estimation," IEEE Int. Conf. on ASAP, pp.293-301, June 2003.
  10. C. Wei and M. Z. Gang, "A novel VLSI architecture for VBSME in MPEG-4 AVC/H.264," IEEE Int. Sym. on Circuits and Systems, pp.II1794-1797, May 2005.
  11. M. Kim, I. Hwang, and S. Chae, "A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264," Asia and South Pacific Design Automation Conference, vol. 1, pp. 631-634, Jan. 2005.
  12. C. M. Ou, C. F. Le, and W. J. Hwang, "An efficient VLSI architecture for H.264 variable block size motion estimation," IEEE Trans. on Consumer Electronics, vol. 51, pp. 1291-1299, Nov. 2005. https://doi.org/10.1109/TCE.2005.1561858
  13. C. Wei, M. Z. Gang, L. Z. Qiang, and Z. Yan, "VLSI architecture design for variable-size block motion estimation in MPEG-4 AVC/H.264," IEEE Asia-Pacific Conference on Circuits and Systems, vol. 1, pp. 617-620, Dec. 2004.
  14. L. Chen, Y. Zhang, and C. Xu, "Fully utilized and low memory-bandwidth architecture design of variable block-size motion estimation for H.264/AVC," IEEE Region 10 Conference, pp. 1-4, Nov. 2006.
  15. L. Deng, W. Gao, M. Z. Hu, and Z. Z. Ji, "An efficient hardware implementation for motion estimation of AVC standard," IEEE Trans. on Consumer Electronics, vol. 51, no. 4, pp. 1360-1366, Nov. 2005. https://doi.org/10.1109/TCE.2005.1561868
  16. M. Sayed, W. Badawy, and G. Jullien, "Towards an H.264/AVC HW/SW integrated solution: An efficient VBSME architecture," IEEE Trans. on Circuits and Systems-II:Express Briefs, vol. 55, no. 9, pp. 912-916, Sep. 2008. https://doi.org/10.1109/TCSII.2008.923398
  17. T. Chen, S. Chien, Y. Huang, C. Tsai, C. Chen, T. Chen, and L. Chen, "Analysis and architecture design of and HDTV720p 30 frames/s H.264/AVC encoder," IEEE Trans. on Circuits and Systems for Video Technology, vol. 16, no. 6, pp. 673-688, June 2006. https://doi.org/10.1109/TCSVT.2006.873163
  18. T. Chen, Y. Chen, S. Tsai, S. Chien, and L. Chen, "Fast algorithm and architecture design of low-power integer motion estimation for H.264/AVC," IEEE Trans. on Circuits and Systems for Video Technology, vol. 17, no. 5, pp. 568-577, May 2007. https://doi.org/10.1109/TCSVT.2007.894044
  19. C.-C. Lin, Y.-K. Lin, and T.-S. Chang, "PMRME: A parallel multi-resolution motion estimation algorithm and architecture for HDTV sized H.264 video coding," IEEE International Conference on Acoustics, Speech and Signal Processing, vol. 2, pp. 385-388, Apr. 2007.