Journal of applied mathematics & informatics

The Korean Society for Computational and Applied Mathematics (한국전산응용수학회)
권호 표지

THE EFFECT OF NUMBER OF VIRTUAL CHANNELS ON NOC EDP

  • Published : 2010.01.30
Download PDF
⟨ Previous Next ⟩

Abstract

Low scalability and power efficiency of the shared bus in SoCs is a motivation to use on chip networks instead of traditional buses. In this paper we have modified the Orion power model to reach an analytical model to estimate the average message energy in K-Ary n-Cubes with focus on the number of virtual channels. Afterward by using the power model and also the performance model proposed in [11] the effect of number of virtual channels on Energy-Delay product have been analyzed. In addition a cycle accurate power and performance simulator have been implemented in VHDL to verify the results.

Keywords

References

  1. W. J. Dally, B. Towels, Rout Packets, Not Wires: On-Chip Interconnection Networks, DAC (2001).
  2. D. Rahmati, A. Kiasari, S. Hessabi, H. Sarbazi-Azad, A Performance and Power Analysis of WK-Recursive and Mesh Networks for Network-on-Chips, IEEE Int'l Conference in Computer Design, ICCD Proceedings, 2006.
  3. H-S. Wang, X. Zhu, LS. Peh, S. Malik, Orion: A Power Performance Simulator for Interconnection Networks, in Proc. Micro 35, Nov. 2002.
  4. N. Eisley, L. Peh, High-Leyel Power Analysis for on Chip Networks, CASES, Sep. 2004.
  5. X. Chen, L-S. Peh, Leakage Power Modeling and Optimization in Interconnection Networks, symp. on Low power electronics and design, 2003 90-95.
  6. V. Zyuban, P.Kogge. The energy complexity of register files, In Proc. International Symposium on Low Power Electronic and Design, 1998.
  7. M. Nadi, M. Hosein Ghadiry, M. T. Manzuri Shalmani, D. Rahmati, Effect of Number of Faults on NoC Power and Perfprmance, ICPADS, IEEE, 2007.
  8. T.T.Ye, L.Benini, G.D.Micheli, Analysis of Power Consumption on Switch Fabrics in Network Routers, DAC, ACM, New Orleans, Louisiana, USA, 2002.
  9. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, R. Saleh, Performance and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transaction on Computers, IEEE Computer Society, VOL. 54, NO. 8, 2005.
  10. M. Nadi, M. Hosein Ghadiry, M.T. Manzuri Shalmani, Power and Performance Comparison of Routing Algorithms on NoC, In Proc. ICEE, 2007.
  11. M. Ould-Khaoua, A Performance Model for Duato's Fully Adaptive Routing Algorithm in k-Ary n-Cubes, IEEE Transaction on Computer Design, Vol. 48, No. 12, December 1999.
  12. H. S. Wang, L. S. Peh, S. Malik, A Power Model for Routers: Modeling Alpha 21364, IEEE Micro, 2003.
  13. W. J. Dally, C. L. Seitz, Deadlock-Free Message routing in Multi-computer Interconnection Networks , IEEE Trans. Computers, Vol. 36, No. 5, , May 1987 547-553.
  14. N. Alzeidi, M. Ould-Khaoua, A Khonsari, A Queuing Model for Wormhole Routing with Finite Buffers, UKPEW, 2004.
  15. S. Penolazzi, A. Jantsch, A High Level Power Model for the Nostrum NoC , EUROMICRO, 2006. Appendix