참고문헌
- J. Y. Choi and T. S. Oh, "Flip Chip Process by Using the Cu- Sn-Cu Sandwich Joint Structure of the Cu Pillar Bumps", J. Microelectron. Packag. Soc., 16(4), 9 (2009).
- J. H. Choi, K. Y. Lee, S. W. Jun, Y. H. Kim and T. S. Oh, "Contact Resistance of the Chip-on-glass Bonded 48Sn-52In Solder Joint", Mater. Trans., 46, pp.1042-1046 (2005). https://doi.org/10.2320/matertrans.46.1042
- J. W. Wan, W. J. Zhang and D. J. Bergstrom, "Recent Advances in Modeling the Underfill Process in Flip-chip Packaging", Microelectron. J., 38(1), 67 (2007). https://doi.org/10.1016/j.mejo.2006.09.017
- T. Braun, K. F. Becker, M. Koch, V. Bader, R. Aschenbrenner and H. Reichl, "High-temperature Reliability of Flip Chip Assemblies", Microelectron. Reliab., 46(1), 144 (2006). https://doi.org/10.1016/j.microrel.2005.06.004
- K. N. Tu and K. Zeng, "Under Bump Metallurgy Study for Pb-free Bumping", Mater. Sci. Eng., 34, 1 (2001). https://doi.org/10.1016/S0927-796X(01)00029-8
- J. H. Lau, "Low Cost Flip Chip Technologies", pp.511, McGraw-Hill, New York (2000).
- J. H. Lau, "Low Cost Flip Chip Technologies", pp.183, McGraw-Hill, New York (2000).
- B. Banijamali, I. Mohammed and P. Savalia, "Crack Growth- Resistant Interconnects for High-Reliability Microelectronics" 57th Electron. Comp. Technol. Conf., IEEE Components, Packaging and Manufacturing Technology Society (CPMT) (2008).
- A. Keigler, B. Wu, J. Zhang and Z. Liu, "Pattern Effects on Electroplated Copper Pillars", Inter. Wafer-level Packag. Conf. (2006).
- G. T. Lim, B. J. Kim, K. Lee, J. Kim, Y. C. Joo and Y. B. Park, "Temperature Effect on Intermetallic Compound Growth Kinetics of Cu Pillar/Sn Bumps", J. Electron. Mater., 38(11), 2228 (2009). https://doi.org/10.1007/s11664-009-0922-0
- T. Wang, F. Tung, L. Foo and V. Dutta, "Studies on a Novel Flip-Chip Interconnect Structure-Pillar Bump", Proc. Electron. Comp. Technol. Conf., pp.945-949 (2001).
- J. Y. Choi, M. Y. Kim, S. K. Lim and T. S. Oh, "Flip Chip Process for RF Packages Using Joint Structures of Cu and Sn Bumps", J. Microelectron. Packag. Soc., 16(4), 67 (2009).
- Li-Rong Zheng, Xinzhong Duo, M. Shen, W. Michielsen and H. Tenhunen, "Cost and Performance Trade-off Analysis in Radio and Mixed-Signal System-on-Package Design", IEEE Trans. Adv. Packag., 27(2), 364 (2004). https://doi.org/10.1109/TADVP.2004.828818
- A. Chandrasekhar, E. Beyne, W. De Raedt and B. Nauwelaers, "Accurate RF Electrical Characterization of CSPs Using MCM-D Thin Film Technology", IEEE Trans. Adv. Packag., 27(1), 203 (2004). https://doi.org/10.1109/TADVP.2004.824945
- E. Beyne, "Multilayer Thin-Film Technology Enabling Technology for Solving High-Density Interconnect and Assembly Problems", Nuclear Inst. Methods Phys. Res. A, 509(1-3), 191 (2003). https://doi.org/10.1016/S0168-9002(03)01570-5
- K. M. Chen and T. S. Lin, "Copper Pillar Bump Design Optimization for Lead Free Flip-Chip Packaging", J. Mater. Sci. Mater. Electron., 21(3), 278 (2009).
- C. W. Tan, Y. C. Chan and N. H. Yeung, "Effect of Autoclave Test on Anisotropic Conductive Joints", Microelectron. Reliab., 43(2), 279 (2003). https://doi.org/10.1016/S0026-2714(02)00293-7
- J. H. Zhang, Y. C. Chan, M. O. Alam and S. Fu, "Contact Resistance and Adhesion Performance of ACF Interconnections to Aluminum Metallization", Microelectron. Reliab., 43(8), 1303 (2003). https://doi.org/10.1016/S0026-2714(03)00165-3
- Y. T. Hsieh, "Reliability and Failure Mode of Chip-on-film with Non-conductive Adhesive", Proc. 4th Int. Symp. Electron. Mater. Packag. (EMAP), Kaohsiung, Taiwan, 157, IEEE Component, Packaging & Manufacturing Technology (2002).
- G. T. Lim, B. J. Kim, K. W. Lee, M. J. Lee, Y. C. Joo and Y. B. Park, "Study on the Intermetallic Compound Growth and Interfacial Adhesion Energy of Cu Pillar Bump", J. Microelectron. Packag. Soc., 15(4), 17 (2008).