References
- E. M. Clarke, O. Grumberg, and D. A. Peled, Model Checking, MIT Press, MA: Cambridge, 1999.
- J. R. Burch, , E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang, "Symbolic model checking: 1020 states and beyond," Proc. Symp. Logic in Comput. Sci., pp. 428-439, 1990.
- I.-H. Moon, G. D. Hachtel, and F. Somenzi, "Border-block triangular form and conjunction schedule in image computation," Proc. Int. Conf. Formal Methods in Computer Aided Design of Electron. Circuits., pp. 73-90, 2000.
- I.-H. Moon, J. H. Kukula, K. Ravi, and F. Somenzi, "To split or to conjoin: the question in image computation," Proc. ACM/IEEE Design Automation Conf., pp. 23-28, 2000.
- R. K. Ranjan, A. Aziz, R. K. Brayton, B. F. Plessier, and C. Pixley, "Efficient BDD algorithms for FSM synthesis and verification," Proc. Int. Workshop on Logic Synthesis, 1995.
- D. Geist and I. Beer, "Efficient model checking by automated ordering of transition relation partitions," Proc. Int. Conf. Computer Aided Verification, pp. 299-310, 1994.
- R. Hojati, S. C. Krishnan, and R. K. Brayton, "Early quantification and partitioned transition relations," Proc. Int. Conf. Computer Design, pp. 12-19, 1996.
- C. Leiserson and J. Saxe, "Retiming synchronous circuitry," Algorithmica, pp. 5-35, 1991.
- D. Stoffel and W. Kunz, "Record & play: a structural fixed point iteration for sequential circuit verification," Proc. Int. Conf. Computer Aided Design, pp. 394-399, 1997.
- J. Baumgartner, T. Heyman, V. Singhal, and A. Aziz, "Model checking the IBM gigahertz processor: an abstraction algorithm for high-performance netlists," Proc. Int. Conf. Computer Aided Verification, Lecture Notes in Computer Science, vol. 1633, pp. 73-83, 1999.
- G. Cabodi, S. Quer, and F. Somenzi, "Optimizing sequential verification by retiming transformations," Proc. ACM/IEEE Design Automation Conf., pp. 601-606, 2000.
- A. Kuehlmann and J. Baumgartner, "Transformation-based verification using generalized retiming," Proc. Int. Conf. Computer Aided Verification, Lecture Notes in Computer Science, vol. 2102, pp. 104-117, 2001.
- A. Gupta, P. Ashar, and S.Malik, "Exploiting retiming in a guided simulation based validation methodology," Proc. Correct Hardware Design and Verification Methods, Lecture Notes in Computer Science, vol. 1703, pp. 350-353, 1999.
- V. Singhal, S. Malik, and R. K. Brayton, "The case for retiming with explicit reset circuitry," Proc. Int. Conf. Computer Aided Design, pp. 618-625, 1996.
- The VIS Group: VIS 2.0. [Online]. Available: http://vlsi. colorado.edu/~vis/.