References
- M. H. Shakiba, D. A. johns, and K. W. Martin, 'Bicmos circuits for analog viterbi decoders,' IEEE trans. on circuits and system-II, Analog and Digital Signal processin, pp.1527-1537, vol.45, no.12, Dec.1998 https://doi.org/10.1109/82.746664
- Jane Maunu, Mika laiho and Ari paassio, 'A differential architecture for an online analog viterbi decoder, IEEE Trans. on circuit and system-I,regular paper, vol.55, no.4, pp.1133-1140, May2008 https://doi.org/10.1109/TCSI.2008.916546
- F. Dolivo, 'Signal processing for high-density magnetic recording,' Proc. of VLSI and computer peripherals, pp.1.91-1.96,1989 https://doi.org/10.1109/CMPEUR.1989.93353
- H. Kobayashi and D. T. Tang, 'Application of partial response channel coding to magnetic recording system,' IBM journal of research and development. pp.368-375,1970 https://doi.org/10.1147/rd.144.0368
- A.J. Viterbi, 'Error bounds for convolution codes and asymptotically optimum decoding algoritham' IEEETrans.Oninformationtheory,vol.13,pp.260-269.1967 https://doi.org/10.1109/TIT.1967.1054010
- R.D. Ciderciyan, F. Dolvio, R. Hermann, W. Schoot, 'A PRML system for digital magnetic recording,' IEEE Trans. On selected area communication, vol.10, no.1,pp.38-56,1992 https://doi.org/10.1109/49.124468
- Sun-How Jiang and Feng-Hsiang Lo, 'PRML process of multilevel run length-limited modulation recording on optical disk,' IEEE Trans. On magnetism, vol.41, no.2, pp.1070-1072, Feb.2005 https://doi.org/10.1109/TMAG.2004.842015
- G. D. Forney, JR. 'The viterbi algorithm,' Proc. of the IEEE, vol.61, no.3, March.1973 https://doi.org/10.1109/PROC.1973.9030
- Hyongsuk Kim, Hongrak Son, Tamas Roska and Leon O. Chua, 'High performance viterbi decoder with circularly connected 2-D CNN unilateral cell array,' IEEE Trans. on circuit and system-I, vol.52, no.10, pp.2208-2218, Oct.2005 https://doi.org/10.1109/TCSI.2005.853263
- Hyunjung Kim, Hongrak Son, Jeonwon lee, In-cheol Kim and Hyongsuk Kim, 'Analog viterbi decoder for PRML using analog parallel processing circuits of the CNN,' 10th International workshop on Cellular neural networks and their application, Istanbul, Turkey, Aug.2006 https://doi.org/10.1109/CNNA.2006.341657
- P. R. Kinget, 'Device mismatch and tradeoffs in the design of analog circuits,' IEEE J. Solid-State Circuits, vol.40, no.6, pp.1212-1224, Jun.2005 https://doi.org/10.1109/JSSC.2005.848021
- P. G. Gulakand E. Shwedyk. 'VLSI structures for viterbi receivers: Part I - general theory and applications,' IEEE J. on Selected areas in comm., vol. 4, pp. 142-154, Jan. 1986 https://doi.org/10.1109/JSAC.1986.1146304
- Jens Sparso, Henrik N., Jorgenson,'An Area-Efficient Topology for VLSI Implementation of Viterbi Decoders and Other Shuffle-Exchange Type Structures,' IEEE Jr. Solid-State Circuit, vol. SC-26. no. 2, pp. 90-96, Feb. 1991 https://doi.org/10.1109/4.68122
- Kai He and Gert Cauwenberghs, 'Integrated 64-state parallel analog Viterbi decoder,' Proceedings of ISCAS 2000, Geneva, Swiss, vol. IV, pp. 761-764 https://doi.org/10.1109/ISCAS.2000.858863
- M. Moerz, A. Schaefer, 'Analog decoders for high rate convolutional codes,' IWT 2001, Australia, pp. 128-130 https://doi.org/10.1109/ITW.2001.955160