Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Voltage-Frequency-Island Aware Energy Optimization Methodology for Network-on-Chip Design

전압-주파수-구역을 고려한 에너지 최적화 네트워크-온-칩 설계 방법론

  • Kim, Woo-Joong (School of Information and Communication Engineering, Sungkyunkwan University) ;
  • Kwon, Soon-Tae (School of Information and Communication Engineering, Sungkyunkwan University) ;
  • Shin, Dong-Kun (School of Information and Communication Engineering, Sungkyunkwan University) ;
  • Han, Tae-Hee (School of Information and Communication Engineering, Sungkyunkwan University)
  • 김우중 (성균관대학교 정보통신공학부) ;
  • 권순태 (성균관대학교 정보통신공학부) ;
  • 신동군 (성균관대학교 정보통신공학부) ;
  • 한태희 (성균관대학교 정보통신공학부)
  • Published : 2009.08.25
Download PDF
⟨ Previous Next ⟩

Abstract

Due to high levels of integration and complexity, the Network-on-Chip (NoC) approach has emerged as a new design paradigm to overcome on-chip communication issues and data bandwidth limits in conventional SoC(System-on-Chip) design. In particular, exponentially growing of energy consumption caused by high frequency, synchronization and distributing a single global clock signal throughout the chip have become major design bottlenecks. To deal with these issues, a globally asynchronous, locally synchronous (GALS) design combined with low power techniques is considered. Such a design style fits nicely with the concept of voltage-frequency-islands (VFI) which has been recently introduced for achieving fine-grain system-level power management. In this paper, we propose an efficient design methodology that minimizes energy consumption by VFI partitioning on an NoC architecture as well as assigning supply and threshold voltage levels to each VFI. The proposed algorithm which find VFI and appropriate core (or processing element) supply voltage consists of traffic-aware core graph partitioning, communication contention delay-aware tile mapping, power variation-aware core dynamic voltage scaling (DVS), power efficient VFI merging and voltage update on the VFIs Simulation results show that average 10.3% improvement in energy consumption compared to other existing works.

네트워크 온 칩 (Network-on-Chip, NoC) 기술은 기존 시스템-온-칩(System-on-Chip, SoC) 설계에서 IP 블록 수 증가와 이에 수반된 상호 연결 네트워크 복잡화 및 데이터 대역폭 제한 등의 문제점을 해결하기 위한 새로운 설계 패러다임이다. 더불어 동작 주파수 증가에 따른 급격한 전력 소모 클럭 신호의 분배와 동기화 문제 역시 중요한 이슈이며, 이에 대한 대안으로 광역적으로는 비동기, 국부적으로는 동기식 (Globally Asynchronous Locally Synchronous, GALS) 인 시스템 설계 방법론이 저전력 기술과 결합되어 에너지 소모를 줄이고 모듈적인 설계를 위해서 고려되어 왔다 GALS 방식의 설계 스타일은 정밀한 시스템 수준 전력 관리를 적용하기 위해 최근 소개되고 있는 전압 주파수 구역 (Voltage-Frequency-Island, VFI) 의 개념과 매우 잘 어울린다. 본 논문에서는 VFI를 적용한 NoC 시스템에서 최적의 전압선택을 통해 에너지 소모를 최소화하는 효율적인 알고리즘을 제시한다. 최적의 코어(또는 처리 소자) 전압과 VFI를 찾기 위해 통신량을 고려한 코어 그래프 분할, 통신-경쟁 시간을 고려한 타일 매핑, 전력 변화량을 고려한 코어의 동적 전압 조절 그리고 효율적인 VFI 병합 및 VFI 동적 전압 재 조절을 포함한다. 본 논문에서 제안한 설계 방법론은 기존 연구결과 대비 평균적으로 10.3%의 에너지 효율 향상이 있다는 것을 실험 결과를 통해 보여준다.

Keywords

References

  1. International Technology Roadmap for Semiconductors Report, 2006
  2. D. Wingard, 'micronetwork-based integration for SoCs,' in Proc. of Design Automation Conference, pp. 673-677, Las Vegas, United States, June 2001
  3. L. Benini, G. De Micheli. 'Networks on chips: A new SoC prardigm,' IEEE Computer, Vo. 35, no. 1, pp. 70-78, January 2002 https://doi.org/10.1109/2.976921
  4. W. Dally, B. Towles, 'Route Packets, Not Wires: On-Chip Interconnection Networks,' In Proc. of Design Automation Conference, pp. 684-689, Las Vegas, United States, June 2001
  5. A. Jantsch, H. Tenhunen (Eds.). Networks on Chip. Kluwer, 2003
  6. H. G. Lee, N. Chang, U. Y. Ogras and R. Marculescu, ' On-Chip Communication Architecture Exploration: A Quantitative Evaluation of Point-to-Point, Bus, and Network-on-Chip Approaches,' to appear ACM TODAES, Vol. 12, no. 3, Article 23, August 2007 https://doi.org/10.1145/1255456.1255460
  7. M. Coppola, et al. 'OCCN: A Network-On-Chip Modeling and Simulation Framework,' in Proc. of Design, Automation and Test in Europe, pp. 174-179, Paris, France, February, 2004 https://doi.org/10.1109/DATE.2004.1269226
  8. D. M. Chapiro, 'Globally asynchronous locally synchronous systems,' PhD thesis, Stanford University, 1984
  9. D. Bertozzi, et. al., 'NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip,' IEEE Transactions on Paralledl and Distributed Systems, Vol. 16, no. 2, pp. 113-129, February 2005 https://doi.org/10.1109/TPDS.2005.22
  10. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, 'Guaranteed Bandwidth using Looped Containers, in Temporally Disjoint Networks within the Nostrum Network on Chip,' in Proc. of Design, Automation and Test in Europe, pp. 174-179, Paris, France, February, 2004 https://doi.org/10.1109/DATE.2004.1269001
  11. Y. S. Dhillon, A. U. Diril, A. Chatterjee and H. S. Lee, 'Algorithm for achieving minimum energy consumption in CMOS circuits using multiple supply and threshold voltages at the module level,' in Proc. of ICCAD, pp. 693-700, San Jose, CA, USA, November 2003
  12. U. Y. Ogras, R. Marcuescu, P. Choudhary and D. Marculescu, 'Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip,' in Proc. of Design Automation Conference, pp. 110-115, San Diego, CA, USA, June 2007
  13. W. Jang, D. Ding, and D. Z. Pan, 'A voltage-Frequency lsland Aware Energy Optimization Framework for Networks-on-Chip,' in Proc. of ICCAD, pp. 264-269, San Jose, CA, USA, November 2008 https://doi.org/10.1109/ICCAD.2008.4681584
  14. J. Hu and R. Marculescu, 'Communication and task scheduling of application-specific networks-on-chip,' In IEE Proc. Comuters & Digital Techniques, Vol. 152, no. 5, pp. 643-651, September 2005 https://doi.org/10.1049/ip-cdt:20045092
  15. M. T. Schmitz, B. M. Al-Hashimi, 'Considering Power Variations of DVS Processing Elements for Energy Minimisation in Distributed Systems,' In Proc. of International Symposium on System Synthesis, pp. 250-255, Montreal, Quebec, Canada, September 2001
  16. Robert P. Dick, 'Embedded System Synthesis Benchmarks Suite,' http://ziyang.eecs.umich.edu/~dickrp/e3s/