Design of a 0.18$\mu$m CMOS 10Gbps CDR With a Quarter-Rate Bang-Bang Phase Detector

Quarter-Rate Bang-Bang 위상검출기를 사용한 0.18$\mu$m CMOS 10Gbps CDR 회로 설계

  • Cha, Chung-Hyeon (Dept. of Electronic Engineering, University of Incheon) ;
  • Ko, Seung-O (Dept. of Electronic Engineering, University of Incheon) ;
  • Seo, Hee-Taek (Dept. of Electronic Engineering, University of Incheon) ;
  • Park, Jong-Tae (Dept. of Electronic Engineering, University of Incheon) ;
  • Yu, Chong-Gun (Dept. of Electronic Engineering, University of Incheon)
  • Published : 2009.06.30

Abstract

With recent advancement of high-speed, multi-gigabit data transmission capabilities, transmitters usually send data without clock signals for reduction of hardware complexity, power consumption, and cost. Therefore clock and data recovery circuits(CDR) become important to recover the clock and data signals and have been widely studied. This paper presents the design of 10Gbps CDR in 0.18$\mu$m CMOS process. A quarter-rate bang-bang phase detector is designed to reduce the power and circuit complexity, and a 4-stage LC-type VCO is used to improve the jitter characteristics. Simulation results show that the designed CDR consumes 80mW from a 1.8V supply, and exhibits a peak-to-peak jitter of 2.2ps in the recovered clock. The chip layout area excluding pads is 1.26mm$\times$1.05mm.

통신시스템에서 데이터 전송이 고속으로 이루어지면서, 하드웨어의 복잡성, 전력소모, 가격 등의 이유로 클럭을 제외한 데이터만 수신단으로 보내는 방식이 사용되어지고 있다. 따라서, 고속으로 수신된 데이터에서 클럭 신호를 추출하는 것이 필요하며, 추출된 클럭을 이용하여 데이터를 복원하는 클럭/데이터 복원회로(CDR)에 관한 연구가 활발히 이루어지고 있다. 본 논문에서는 0.18um CMOS 공정을 이용하여 10Gbps CDR 회로를 설계하였다. 전력소모와 회로의 복잡도를 줄이기 위해 quarter-rate bang-bang 유형의 위상 검출기를 사용하였으며, 지터 특성 향상을 위해 LC 유형의 4단 VCO를 사용하였다. 모의실험 결과, 설계된 CDR 회로는 1.8V 전원전압에서 80mW의 전력을 소모하며, 2.2ps,pp의 클럭 지터 특성을 보인다. 패드를 제외한 칩 레이아웃 면적은 1.26mm$\times$1.05mm이다.

Keywords

References

  1. B. Razavi, "Challenges in the Design of High-Speed Clock and Data Recovery Circuits," IEEE Communications Magazine, pp. 94-101, Aug. 2002.
  2. K. S. Yeo, A. Cabuk, R. Wu, M. A. Do, J. G. Ma, X. P. Yu and G. Q. Yan, "Non-sequential linear CMOS phase detector for CDR applications", IEE Proc. Circuits Devices Syst., vol. 152, no. 6, Dec. 2005.
  3. J. Lee and B. Razavi, "A 40-Gb/s Clock and Data Recovery Circuit in 0.18-$\mu$m CMOS Technology", IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2181-2190, Dec. 2003. https://doi.org/10.1109/JSSC.2003.818566
  4. J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery with a half-rate linear phase detector," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 761–767, May 2001.
  5. J. J. Kim and B. S. Kim, "A low phase-noise CMOS LC oscillator with a ring structure," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 430-431, 2000.
  6. J. D. H. Alexander, "Clock Recovery from Randdom Binary Data," Electronics Letters, vol. 11, pp. 541-542, Oct 1975. https://doi.org/10.1049/el:19750415
  7. J. E. Rogers and J. R. Long, "A 10-Gb/s CDR/DEMUX with LC delay line VCO in 0.18$\mu$m CMOS," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 254-255, 2002.
  8. S. J. Byun, et. al., "A 10-Gb/s CMOS CDR and DEMUX IC With a Quarter-Rate Linear Phase Detector," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2566-2576, Nov. 2006. https://doi.org/10.1109/JSSC.2006.883334
  9. M. Ramezani and C. Salama, "A 10 Gb/s CDR with a half-rate bang-bang phase detector," in Proc. IEEE Int. Sym. Circuits and Systems, vol. II, pp. 181–184, May 2003.
  10. C. K. Yang, R. Farjad-Rad, and M. Horowitz, "A 0.5-$\mu$m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling," IEEE J. Solid-State Circuits, vol. 33, pp. 713-722, May 1998. https://doi.org/10.1109/4.668986
  11. S. J. Song, J. Lee, S. M. Park, and H. J. Yoo "A 4-Gb/s Clock and Data Recovery Circuit Using Four-Phase 1/8-Rate Clock", IEEE J. of Solid-State Circuits, vol. 38, no. 7, pp. 1213-1219, July 2003. https://doi.org/10.1109/JSSC.2003.813292