JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Low-Voltage High-Speed CMOS Inverter-Based Digital Differential Transmitter with Impedance Matching Control and Mismatch Calibration

  • Bae, Jun-Hyun (Dep. EE., Pohang University of Science and Technology Pohang) ;
  • Park, Sang-Hune (Dep. EE., Pohang University of Science and Technology Pohang) ;
  • Sim, Jae-Yoon (Dep. EE., Pohang University of Science and Technology Pohang) ;
  • Park, Hong-June (Dep. EE., Pohang University of Science and Technology Pohang)
  • Published : 2009.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

A digital differential transmitter based on CMOS inverter worked up to 2.8 Gbps at the supply voltage of 1 V with a $0.18{\mu}m$ CMOS process. By calibrating the output impedance of the transmitter, the impedance matching between the transmitter output and the transmission line is achieved. The PVT variations of pre-driver are compensated by the calibration of the rising-edge delay and falling-edge delay of the pre-driver outputs. The chip fabricated with a $0.18{\mu}m$ CMOS process, which uses the standard supply voltage of 1.8 V, gives the highest data rate of 4Gbps at the supply voltage of 1.2 V. The proposed calibration schemes improve the eye opening with the voltage margin by 200% and the timing margin by 30%, at 2.8 Gbps and 1 V.

Keywords

References

  1. R. Palmer, et al, "A 14 mW 6.25 Gb/s Transceiver in 90 nm CMOS for Serial Chip-to-Chip Communications," Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, 11-15, Feb. 2007, pp. 440-614
  2. K.-L.J. Wong, et al, "A 27-mW 3.6-gb/s I/O transceiver," Solid-State Circuits, IEEE Journal of, vol. 39, Issue 4, April 2004, pp.602-612
  3. Y. C. Jang, J. H. Bae, and H. J. Park, "A Digital CMOS PWCL With Fixed-Delay Rising Edge and Digital Stability Control," Circuits and Systems II, IEEE Transactions on, vol. 53, Issue 10, Oct. 2006, pp.1063-1067
  4. Peng Xu and P. Abshire, "Stochastic Behavior of a CMOS Inverter," Electronics, Circuits and Systems, 2007, ICECS 2007, 14th IEEE International Conference on, 11-14 Dec. 2007, pp.94-97
  5. L. Bisdounis, S. Nikolaidis, and O. Loufopavlou, "Propagation delay and short-circuit power dissipation modeling of the CMOS inverter," Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, vol. 45, Issue 3, March 1998, pp.259-270
  6. M. Maymandi-Nejad and M. Sachdev, "A monotonic digitally controlled delay element," Solid-State Circuits, IEEE Journal of, vol. 40, Issue 11, Nov. 2005, pp.2212-2219

Cited by

  1. A 1.0–4.0-Gb/s All-Digital CDR With 1.0-ps Period Resolution DCO and Adaptive Proportional Gain Control vol.46, pp.2, 2011, https://doi.org/10.1109/JSSC.2010.2082272