Dynamic Voltage Scaling Technique Considering Application Characteristics

응용 프로그램 특성을 고려한 동적 전압 조절 기법

  • Published : 2009.12.25

Abstract

In the real system environments, the performance of the application is not linearly proportional to the clock frequency of the microprocessor, in contrast to the general assumption of conventional dynamic voltage scaling. In this paper, we analytically model the relation between the performance of the application and the clock frequency of the microprocessor, and introduce the energy-optimal scheduling algorithm for a task set with distinct application characteristics. In addition, we present a theorem for the energy-optimal scheduling, which the derivative of the energy consumption with respect to the execution time should be the same for all the tasks. The proposed scheduling algorithm always generates the energy-optimal scaling factor thanks to the theorem for energy-optimal scheduling. We achieved about 7% additional energy reduction in the experiments using synthetic task sets.

일반적인 동적 전압 조절(dynamic voltage scaling)의 가정과는 다르게 실제 시스템에 있어서는 응용 프로그램의 성능이 프로세서의 동작 속도에 정비례하지 않는다. 본 연구에서는 응용 프로그램의 성능과 동작 속도의 관계를 실측을 통하여 수치화하여 응용 프로그램의 특성을 모델링하고 각기 다른 응용 프로그램 특성 계수를 갖는 태스크 집합에 적합한 스케줄링 기법을 제시하였다. 또한, 모든 태스크의 단위 수행시간 변화에 따른 에너지의 변화량이 동일해야 에너지 최적이 된다는 해석적인 정리를 제시하였다. 본 연구에서 제시하는 스케줄링 기법은 이러한 해석적 정리에 기반을 두기 때문에 항상 각 태스크에 시스템 에너지 최적이 되는 조절비를 제시한다. 합성 태스크 집합을 이용한 실험결과에서 기존 연구 대비 약 7%의 추가적인 에너지 절감 효과를 얻을 수 있었다.

Keywords

References

  1. Youngjin Cho and Naehyuck Chang. Energy-aware clock frequency assignment in microprocessors and memory devices for dynamic voltage scaling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 26(6):1030-1040, 2007 https://doi.org/10.1109/TCAD.2006.885835
  2. 최용석(Yongseok Choi), 장래혁(Naehyuck Chang), 김태환(Taewhan Kim) 대한전자공학회, 전자공학회논문지-SD 電子工學會論文誌 第44卷 SD編 第2號, 2007. 2, pp. 95-103
  3. Youngjin Cho, Naehyuck Chang, Chaitali Chakrabarti, and Sarma Vrudhula. "High-level power management of embedded systems with application-specific energy cost functions." in proceedings of Design Automation Conference (DAC), pp 568-573, 2006
  4. F. Yao, A. Demers, and S. Shenker. "A scheduling model for reduced cpu energy." in proceedings of the Annual Symposium on Foundations of Computer Science (FOCS) , pp 374, 1995
  5. Tohru Ishihara and Hiroto Yasuura. "Voltage scheduling problem for dynamically variable voltage processors." in proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), pp. 197-202, 1998
  6. Thomas L. Martin and Daniel P. Siewiorek. Nonideal battery and main memory effects on cpu speed-setting for low power. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 9(1):29.34, 2001 https://doi.org/10.1109/92.920816
  7. T. Simunic, L. Benini, A. Acquaviva, P. Glynn, and G. D. Micheli, "Dynamic voltage scaling and power management for portable systems," in proceedings of Design Automation Conference, 2001, pp. 524-529
  8. Kihwan Choi, R. Soma, and M. Pedram. "Dynamic voltage and frequency scaling based on workload decomposition." in proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), pages 174.179, 2004
  9. Yongsoo Jo, Yongseok Choi, jaehyun Park, Chanik park, Sung Woo Chung, Eui-Young Chung and Naehyuck Chang, Energy and Performance Optimization of Demand Paging with OneNAND Flash, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 27(11), pp. 1969-1982, Nov., 2008 https://doi.org/10.1109/TCAD.2008.2006081
  10. Chung-Hsing Hsu and Wu-Chun Feng. "Effective dynamic voltage scaling through cpu-boundedness detection." in Workshop on Power Aware Computing Systems, 2004
  11. R. Jejurikar and R. Gupta. "Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems." in proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), pp. 78-81, 2004