References
- J. H. Choi, K. Y. Lee, S. W. Jun, Y. H. Kim, and T. S. Oh, "Contact Resistance of the Chip-on-glass Bonded 48Sn-52In Solder Joint", Mater. Trans., 46, 1042-1046 (2005). https://doi.org/10.2320/matertrans.46.1042
- J. W. Wan, W. J. Zhang, and D. J. Bergstrom, "Recent Advances in Modeling the Underfill Process in Flip-chip Packaging" Microelectron. J., 38, 67-75 (2007). https://doi.org/10.1016/j.mejo.2006.09.017
- T. Braun, K. F. Becker, M. Koch, V. Bader, R. Aschenbrenner, and H. Reichl, "High-temperature Reliability of Flip Chip Assemblies", Microelectron. Reliab., 46, 144-154 (2006). https://doi.org/10.1016/j.microrel.2005.06.004
- K. N. Tu and K. Zeng, "Under Bump Metallurgy Study for Pb-free Bumping", Mater. Sci. Eng., 34, 1-58 (2001). https://doi.org/10.1016/S0927-796X(01)00029-8
- J. H. Lau, Low Cost Flip Chip Technologies, pp.511, McGraw-Hill, New York (2000).
- J. H. Lau, Low Cost Flip Chip Technologies, pp.183, McGraw-Hill, New York (2000).
- U. B. Kang and Y. H. Kim, "A New COG Technique Using Low Temperature Solder Bumps for LCD Driver IC Packaging Applications", IEEE Trans. Comp. Packag. Technol., 27, 253-258 (2004). https://doi.org/10.1109/TCAPT.2004.828585
- J. W. Kim, Y. C. Lee, and S. B. Jung, "Effect of Bonding Conditions on Conduction Behavior of Anisotropic Conductive Film Interconnection", Met. Mater. Int., 14, 373-380 (2008). https://doi.org/10.3365/met.mat.2008.06.373
- B. Banijamali, I. Mohammed, and P. Savalia, "Crack Growth-Resistant Interconnects for High-Reliability Microelectronics" Proc. 57th Electron. Comp. Technol. Conf., pp.1880-1886 (2008).
- A. Keigler, B. Wu, J. Zhang, and Z. Liu, "Pattern Effects on Electroplated Copper Pillars", Inter. Wafer-level Packag. Conf. (2006).
- G. T. Lim, B. J. Kim, K. Lee, J. Kim, Y. C. Joo, and Y. B. Park, "Temperature Effect on Intermetallic Compound Growth Kinetics of Cu Pillar/Sn Bumps", J. Electron. Mater., 38(11), 2228-2233 (2009). https://doi.org/10.1007/s11664-009-0922-0
- T. Wang, F. Tung, L. Foo, and V. Dutta, "Studies on a Novel Flip-Chip Interconnect Structure-Pillar Bump", Proc. Electron. Comp. Technol. Conf., pp.945-949 (2001).
- L-R. Zheng, X. Duo, M. Shen, W. Michielsen, and H. Tenhunen, "Cost and Performance Trade-off Analysis in. Radio and Mixed-Signal System-on-Package Design", IEEE Trans. Adv. Packag., 27, 364-375 (2004). https://doi.org/10.1109/TADVP.2004.828818
- A. Chandrasekhar, E. Beyne, W. Raedt, and B. Nauwelaers, "Accurate RF Electrical Characterization of CSPs Using MCM-D Thin Film Technology", IEEE Trans. Adv. Packag., 27, 203-212 (2004). https://doi.org/10.1109/TADVP.2004.824945
- E. Beyne, "Multilayer Thin-Film Technology Enabling Technology for Solving High-Density Interconnect and Assembly Problems", Nuclear Inst. Methods Phys. Res. A, 509, 191-199 (2003). https://doi.org/10.1016/S0168-9002(03)01570-5
- J. Y. Choi, M. Y. Kim, S. K. Lim, and T. S. Oh, "Flip Chip Process for RF Packages Using Joint Structures of Cu and Sn Bumps" J. Korean Microelectron. Packag. Soc., 16, 33-40 (2009).
- C. W. Tan, Y. C. Chan, and N. H. Yeung, "Effect of Autoclave Test on At sotropic Conductive Jointf, Microelectron. Reliab., 43, 279-285 (2003). https://doi.org/10.1016/S0026-2714(02)00293-7
- J. H. Zhang, Y. C. Chan, M. O. Alam, and S. Fu, "Contact Resistance and Adhesion Performance of ACF Interconnections to Aluminum Metallization", Microelectron. Reliab., 43, 1303-1310 (2003). https://doi.org/10.1016/S0026-2714(03)00165-3
- Y.-T. Hsieh, "Reliability and Failure Mode of Chip-on-film with Non-conductive Adhesive", Proc. Int. Symp. Electron. Mater. Packag., pp.157-160 (2002).