전기학회논문지 (The Transactions of The Korean Institute of Electrical Engineers)

  • 제58권2호
  • /
  • Pages.363-368
  • /
  • 2009
  • /
  • 1975-8359(pISSN)
  • /
  • 2287-4364(eISSN)
대한전기학회 (The Korean Institute of Electrical Engineers)
권호 표지

On-Chip 나선형 인덕터의 품질계수 향상을 통한 저잡음 RF 전치부 설계

A Design of Low Noise RF Front-End by Improvement Q-factor of On-Chip Spiral Inductor

  • 고재형 (중앙대 공대 전자전기공학부) ;
  • 정효빈 (중앙대 공대 전자전기공학부) ;
  • 최진규 (중앙대 공대 전자전기공학부) ;
  • 김형석 (중앙대 공대 전자전기공학부)
  • 발행 : 2009.02.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In the paper, we confirmed improvement Noise figure of the entire RF front-end using spiral inductor with PGS(Patterned Ground Shield) and current bleeding techniques. LNA design is to achieve simultaneous noise and input matching. Spiral inductor in input circuit of LNA inserted PGS for betterment of Q-factor. we modeling inductor using EM simulator, so compared with inductor of TSMC 0.18um. We designed and simulation the optimum structure of PGS using Taguchi's method. We confirmed enhancement of noise figure at LNA after substituted for inductor with PGS. Mixer designed using current bleeding techniques for reduced noise. We designed LNA using inductor with PGS and Mixer using current bleeding techniques, so confirmed improvement of noise figure.

키워드

참고문헌

  1. Tadshi Maeda et aI., 'Low-Power-Consumption Direct-Conversion CMOS Transceiver for Multi-Standard 5-GHz Wireless LAN Systems with Channel Bandwidths of 5-20MHz', IEEE J. Solid-State Circuit, vol. 41, pp.375-383, Feb, 2006 https://doi.org/10.1109/JSSC.2005.862339
  2. K.B. Ashby, 'High Q inductors for wireless applications in a complementary silicon bipolar process,' IEEE J. Solid-State Circuit, vol. 31. No.1, Jan. 1996 https://doi.org/10.1109/4.485838
  3. C.P. Yue, 'On-chip spiral inductors with patterned ground shields for Si-based RF IC's,' IEEE J. Solid-State Circuits, vol.33, No.5, May 1998
  4. Pietro Andreani, 'Noise Optimization of an Inductively Degenerated CMOS Low Noise Amplifier,' IEEE Trans. Circuits and Systems, vol. 48, pp. 835-841, Sep. 2001 https://doi.org/10.1109/82.964996
  5. J.T. Tsai, J.H. Chou, T.K. Liu, 'Tuning the structure and parameters of a neural network by using hybrid Taguchi-genetic algorithm,' IEEE trans. vol. 17, pp. 69-80, Jan. 2006
  6. Park, C. H. Lee, B. S. Kim, J. Laskar, 'Design and Analysis of Low Flicker Noise CMOS Mixers for Direct Conversion Receivers,' IEEE Trans. on Microwave theory and techniques, vol. 54, no. 12, pp. 4372-4380, Dec., 2006 https://doi.org/10.1109/TMTT.2006.885582