JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Design of a 2.4-GHz Fully Differential Zero-IF CMOS Receiver Employing a Novel Hybrid Balun for Wireless Sensor Network

  • Chang, Shin-Il (High-Speed Integrated Circuits and Systems Laboratory, Kwangwoon University) ;
  • Park, Ju-Bong (High-Speed Integrated Circuits and Systems Laboratory, Kwangwoon University) ;
  • Won, Kwang-Ho (Ubiquitous Computing Research Center, Korea Electronics Technology Institute) ;
  • Shin, Hyun-Chol (High-Speed Integrated Circuits and Systems Laboratory, Kwangwoon University)
  • Published : 2008.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

A novel compact model for a five-port transformer balun is proposed for the efficient circuit design of hybrid balun. Compared to the conventional model, the proposed model provides much faster computation time and more reasonable values for the extracted parameters. The hybrid balun, realized in $0.18\;{\mu}m$ CMOS, achieves 2.8 dB higher gain and 1.9 dB lower noise figure than its passive counterpart only at a current consumption of 0.67 mA from 1.2 V supply. By employing the hybrid balun, a differential zero-IF receiver is designed in $0.18\;{\mu}m$ CMOS for IEEE 802.15.4 ZigBee applications. It is composed of a differential cascode LNA, passive mixers, and active RC filters. Comparative investigations on the three receiver designs, each employing the hybrid balun, a simple transformer balun, and an ideal balun, clearly demonstrate the advantages of the hybrid balun in fully differential CMOS RF receivers. The simulated results of the receiver with the hybrid balun show 33 dB of conversion gain, 4.2 dB of noise figure with 20 kHz of 1/f noise corner frequency, and -17.5 dBm of IIP3 at a current consumption of 5 mA from 1.8 V supply.

Keywords

References

  1. H. Shin and J. Park, "A 2.4-GHz 0.82-mW Hybrid Balun for Low-Power Fully-Differential Direct Conversion Receiver in 0.18 um CMOS," IEEE RFIC Symposium, pp.617-620, Jun. 2007
  2. J. Shin, J. Kim, S. Kim, and H. Shin, "A Delta- Sigma Fractional-N Frequency Synthesizer for Quad-Band Multi-Standard Mobile Broadcasting Tuners in 0.18 $\mu$m CMOS," Journal of Semiconductor Technology and Science, vol. 7, no. 4, pp.267-273, 2007 https://doi.org/10.5573/JSTS.2007.7.4.267
  3. A. M. Niknejad and G. Meyer, "Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF IC," IEEE Journal of Solid-State Circuits, vol.33, no.10, pp.1470-1481, Oct. 1998 https://doi.org/10.1109/4.720393
  4. J. R. Long, "Monolithic Transformers for Silicon RF IC Design," IEEE Journal of Solid-State Circuits, vol.35, no.9, pp.1368-1382, Sep. 2000 https://doi.org/10.1109/4.868049
  5. M. Valla, C. Montagna, R. Castello, R. Tonietto, and I. Bietti, "A 72 mW CMOS 802.11a Direct Conversion Receiver Front-End With 3.5-dB NF and 200-kHz 1/f Noise Corner," IEEE Journal of Solid-State Circuit, vol.40, no.4, pp.970-977, Apr.2005 https://doi.org/10.1109/JSSC.2004.842847
  6. T. Nguyen, N. Oh, V. Le, and S. Lee, "A Low- Power CMOS Direct Conversion Receiver With 3- dB NF and 30-kHz Flicker-Noise Corner for 951- MHz Band IEEE 802.15.4 Zigbee Standard," IEEE MTT, pp. 735-741, Feb. 2006

Cited by

  1. Simple Design of Detector in the Presence of Frequency Offset for IEEE 802.15.4 LR-WPANs vol.56, pp.4, 2009, https://doi.org/10.1109/TCSII.2009.2015384