참고문헌
- J. Choi and B. J. Sheu, 'A high-precision VLSI winner-take-all circuit for self-organizing neural networks,' IEEE J. Solid-State Circuits, vol. 28, pp. 576-583, 1993 https://doi.org/10.1109/4.229397
- J. A. Starzyk and Y.-W. Jan, 'A voltage based winner takes all circuit for analog neural networks,' in Proc, of Midwest Symp. on Circuits and Systems, Ames, IA, 1996, pp. 501-504
- I. Opris, 'Analog rank extractors,' IEEE Trans. Circuits Syst. I, vol. 44, pp. 1114-1121, Dec. 1997 https://doi.org/10.1109/81.645149
- J. Ramirez-Angulo, G. Ducoudray-Acevedo, R. G. Carvajal and A. Lopez-Martin, 'Low Voltage High Performance Voltage Mode and Current mode WTA Circuits Based On Flipped Voltage Follower,' IEEE Trans. Circuits Sys. II, vol. 52, No. 5, July 2005
- G. A. Andreou, K. A. Boahen, P. O. Pouliquen, A. Papasovic, R. E.Jenkins, and K. Strohbehn, 'Current-mode subthreshold MOS circuits for analog VLSI neural systems,' IEEE Trans. Neural Networks, vol. 2, pp. 205-213, 1991 https://doi.org/10.1109/72.80331
- D. Kim, S. Lim and G. Han, 'Single-Chip Eye Tracker Using Smart CMOS Image Sensor Pixels,' Analog Integrated Circuits and Signal Processing, vol. 45, pp.131-141, Nov. 2005 https://doi.org/10.1007/s10470-005-4006-7
- K. Choe and G. Han, 'A Pixel Array PSD with Divide-by-M Winner-Take-All Architecture', IEICE Electronics Express, vol. 4, no. 3, pp. 82-87, Feb. 2007 https://doi.org/10.1587/elex.4.82
- H. Miwa, K. Yang, P. Pouliquen, N. Kumar, and A. Andreou, 'Storage enhancement techniques for digital memory based, analog computational engines,' in IEEE Int. Symp. Circuits Systems, vol. 5, 1994, pp.45-49
- HSPICE Simulation and Analysis User Guide, Synopsys Inc., 2005