References
-
S. Lai, 'Tunnel oxide and
$ETOX_TM$ flash scaling limitation,' 1998 Int'l Non-Volatile Memory Technology Conference, pp. 6-7, 1998 - K. Naruke et al., 'Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness,' IEDM Tech. Dig., pp. 424-427, 1988
- 'Front end processes,' in International Technology Roadmap for Semiconductors 2003 Edition. Austin, TX: Semiconductor Industry Assoc., 2003
- K. K. Lihkarev, 'Layered tunnel barriers for nonvolatile memory devices,' Appl. Phys. Lett., vol. 73, no. 15, pp. 2137-2139, Oct. 1998 https://doi.org/10.1063/1.122402
- B. Govoreanu, P. Blomme, M. Rosmeulen, J. Van Houdt, and K. De Meyer, 'VARIOT: a novel multilayer tunnel barrier concept for low-voltage nonvolatile memory devices,' IEEE Electron Device Lett., vol. 24, no. 2, pp. 99-101, Feb. 2003 https://doi.org/10.1109/LED.2002.807694
- 'Emerging research devices,' in International Technology Roadmap for Semiconductors 2003 Edition. Austin, TX: Semiconductor Industry Assoc., 2003
- 'Emerging research devices,' in International Technology Roadmap for Semiconductors, Winter Conference, Makuhari, Japan, 2007
-
J. Buckley, B. De Salvo, G. Ghibaudo, M. Gely, J. F. Damlencourt, F. Martin, G. Nicotra, and S. Deleonibus, 'Investigation of
$SiO_2$ /$HfO_2$ gate stacks for application to non-volatile memory devices,' Solid-State Elect., vol. 49, pp. 1833-1840, 2005 https://doi.org/10.1016/j.sse.2005.10.005 - Seung Jae Baik, Siyoung Choi, U-In Chung, and Joo Tae Moon, 'Engineering on tunnel barrier and dot surface in Si nanocrystal memories,' Solid-State Elect., vol. 48, pp. 1475-1481, 2004 https://doi.org/10.1016/j.sse.2004.03.011
- Julie D. Casperson, L. Douglas Bell, and Harry A. Atwater, 'Materials issues for layered tunnel barrier structures,' J. Appl. Phys., vol. 92, no. 1, pp. 261-267, 2002 https://doi.org/10.1063/1.1479747
- M. Specht, M. Stadele, and F. Hofmann, 'Simulation of high-K tunnel barriers for nonvolatile floating gate memories,' Proc. ESSDERC Conference, pp. 599-602, 2002
- F. Driussi, S. Marcuzzi, P. Palestri, and L. Selmi, 'Gate current in stacked dielectrics for advanced FLASH EEPROM cells', Proceedings of ESSDERC, Grenoble, France, pp. 317-320, 2005
- J. Buckley et al., 'Engineering of conduction band crested barriers or dielectric constant crested barriers in view of their application to floatinggate non-volatile memory devices,' Silicon Nanoelectronics Workshop, 2004
- Y. Liu, S. Dey, S. Tang, D. Q. Kelly, J. Sarkar, and S. K. Banerjee, 'Improved performance of SiGe nanocrystal memory with VARIOT tunnel barrier,' IEEE Trans. Electron. Devices, vol. 53, no. 10, pp. 2598-2602, 2006 https://doi.org/10.1109/TED.2006.882395
-
P. Blomme, J. D. Vosa, A. Akheyar, L. Haspeslagha, J. V. Houdt, and K. D. Meyer, 'Scalable floating gate flash memory cell with engineered tunnel dielectric and high-K
$Al_2O_3$ interpoly dielectric,' IEEE Non-Volatile Semiconductor Memory Workshop, pp. 52-53, 2006 - Hang-Ting Lue, Szu-Yu Wang, Erh-Kun Lai, Yen-Hao Shih, Sheng-Chih Lai, and Ling-Wu Yang, 'BE-SONOS: a bandgap engineered SONOS with excellent performance and reliability,' IEDM Tech. Dig., pp. 547-550, 2005
- Sheng-Chih Lai et al., 'Study on the erase and retention mechanisms for MONOS, MANOS, and BE-SONOS non-volatile memory devices,' Symp. on VLSI Tech. Digest of Technical Papers, pp. 1-2, 2007
- Hang-Ting Lue et al., 'A novel gate-injection program/erase p-channel NAND-type flash memory with high (10M cycle) endurance,' Symp. on VLSI Tech. Digest of Technical Papers, pp. 140-141, 2007
-
Sheng-Chih Lai, et al., 'MA BE-SONOS: a bandgap engineered SONOS using metal gate and
$Al_2O_3$ blocking layer to overcome erase saturation,' Non-Volatile Semiconductor Memory Workshop, pp. 88-89, 2007 - A. Furnemont, M. Rosmeulen, A. Cacciato, L. Breuil, K. De Meyer, H. Maes, and J. Van Houdt, 'Physical understanding of SANOS disturbs and VARIOT engineered barrier as a solution,' Non-Volatile Semiconductor Memory Workshop, pp. 94-95, 2007
- ZongLiang Huo, JunKyu Yang, SeungHyun Lim, SeungJae Baik, Juyul Lee, JeongHee Han, In-Seok Yeo, U-In Chung, Joo Tae Moon, and Byung-II Ryu, 'Band engineered charge trap layer for highly reliable MLC flash memory,' 2007 Symposium on VLSI Technology Digest of Technical Papers, pp. 138-139, 2007
Cited by
- Atomic Layer Deposition of Gadolinium Aluminate using Gd(iPrCp)3, TMA, and O3 or H2O vol.16, pp.4-6, 2010, https://doi.org/10.1002/cvde.200906833
- A Charge Trap Folded nand Flash Memory Device With Band-Gap-Engineered Storage Node vol.58, pp.2, 2011, https://doi.org/10.1109/TED.2010.2090420
- Stacked Gated Twin-Bit (SGTB) SONOS Memory Device for High-Density Flash Memory vol.11, pp.2, 2012, https://doi.org/10.1109/TNANO.2011.2172217
- Three-Dimensional nand Flash Architecture Design Based on Single-Crystalline STacked ARray vol.59, pp.1, 2012, https://doi.org/10.1109/TED.2011.2170841
- Self-Amplified Dual Gate Charge Trap Flash Memory for Low-Voltage Operation vol.34, pp.6, 2013, https://doi.org/10.1109/LED.2013.2256770
- Engineering Oxygen Vacancy of Tunnel Barrier and Switching Layer for Both Selectivity and Reliability of Selector-Less ReRAM vol.35, pp.10, 2014, https://doi.org/10.1109/LED.2014.2347925
- Nonlinear bidirectional selector without rare materials for stackable cross-bar bipolar memory applications vol.53, pp.8S1, 2014, https://doi.org/10.7567/JJAP.53.08LE03
- Dual Gate Charge Trap Flash Memory for Highly Reliable Triple Level Cell using Capacitive Coupling Effects pp.1558-0563, 2016, https://doi.org/10.1109/LED.2016.2633382
- Extended Word-Line NAND Flash Memory vol.48, pp.8, 2009, https://doi.org/10.1143/JJAP.48.081203