한국통신학회논문지 (The Journal of Korean Institute of Communications and Information Sciences)

한국통신학회 (The Korean Institute of Commucations and Information Sciences)
권호 표지

단순화된 S-R 래치를 이용한 6비트 CMOS 플래쉬 A/D 변환기 설계

Design of 6bit CMOS A/D Converter with Simplified S-R latch

  • 손영준 (실리콘웍스(주)) ;
  • 김원 (인하대학교 전자공학과 정보전자 공동연구소) ;
  • 윤광섭 (인하대학교 전자공학과 정보전자 공동연구소)
  • 발행 : 2008.11.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 무선통신시스템의 수신단에 적용될 수 있는 6비트 100MHz 플래쉬 A/D 변환기를 설계하였다. 제안하는 플래쉬 A/D 변환기는 해상도가 1비트씩 증가함에 따라 2배수로 증가하는 S-R 래치 회로를 단순화하여 집적화 하였다. 기존 NAND 기반의 S-R 래치 회로에 사용되던 8개의 MOS 트랜지스터 숫자를 6개로 줄였으며, 비교단의 동적 소비전력을 최대 12.5%까지 감소되도록 설계하였다. 설계된 A/D 변환기는 $0.18{\mu}m$ CMOS n-well 1-poly 6-metal 공정을 사용하여 제작되었고, 전원 전압 1.8V, 샘플링 주파수 100MHz에서의 전력소모는 282mW이다. 입력 주파수 1.6MHz, 30MHz에서의 SFDR은 각각 35.027dBc, 31.253dBc이며, 4.8비트, 4.2비트의 ENOB를 나타내었다.

This paper presents 6bit 100MHz Interpolation Flash Analog-to-Digital Converter, which can be applied to the Receiver of Wireless Tele-communication System. The 6bit 100MHz Flash Analog-to-Digital Converter simplifies and integrates S-R latch which multiplies as the resolution increases. Whereas the conventional NAND based S-R latch needed eight MOS transistors, this Converter was designed with only six, which makes the Dynamic Power Dissipation of the A/D Converter reduced up to 12.5%. The designed A/D Converter went through $0.18{\mu}m$ CMOS n-well 1-poly 6-metal process to be a final product, and the final product has shown 282mW of power dissipation with 1.8V of Supply Voltage, 100MHz of conversion rate. And 35.027dBc, 31.253dB SFDR and 4.8bits, 4.2bits ENOB with 12.5MHz, 50MHz of each input frequency.

키워드

참고문헌

  1. Lalitkumar Y. Nathawad, Ryohei Urata, Bruce A. Wooley, David A. B. Miller, "A 40-GHz-Bandwidth, 4-bit, Time-Interleaved A/D Converter Using Photoconductive Sampling," IEEE J. Solid-State Circuits, Vol.38, pp.2021-2030, Dec 2003 https://doi.org/10.1109/JSSC.2003.819172
  2. Jeny (Heng-Chih) Lin, Babet Hatoun, "An Embedded 0.8V/480uW 6B/22MHz Flash ADC in 0.13-um Digital CMOS Process Using a Nonlinear Double Interpolation Technique," IEEE J. Solid-State Circuits, Vol.38, pp.1610-1617, Dec 2002
  3. G. M. Yin, F.Op't Eynde, W. Sansen, "A High-Speed CMOS Comparator with 8-b Resolution," IEEE J. Solid-State Circuits, Vol.27, pp.208-211, Feb 1992 https://doi.org/10.1109/4.127344
  4. Hui Pan, Asad A. Abidi, "Spatial Filtering in Flash A/D Converter," IEEE Tran. Circuit Syst.II,Vol.50, No.8, pp.208-211, Aug 2003 https://doi.org/10.1109/TCSI.2002.808200
  5. Klaas Bult, Aaron Buchwald, "An Embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-$mm^2$," IEEE J. Solid-State Circuits, Vol.32, No.12, pp.1887-1895, Dec 1997 https://doi.org/10.1109/4.643647
  6. Pedro M. Figueiredo, Joao C. Vital, "Kickback Noise Reduction Technique for CMOS Latched Comparator," IEEE Tran. Circuit Syst. II, Vol.53, No.7, Jul 2006
  7. A. M. DIGHE, A. R. KELKAR, "On a programmable approach to introducing digital design," IEEE Tran. Instrumentation and Measurement., Vol.39, No.6, pp.878-880, Dec 1990 https://doi.org/10.1109/19.65788
  8. Francisco Andre Cottea Alegria, Antonio Manuel da Cruz Serra, "Overdrice in the Ramp Histogram Test of ADCs," IEEE Tran. Instrumentation and Measurement., Vol.54, No.6, Dec 2005
  9. X. Jiang, Z. Wang, M. F. Chang, "A 2GS/s 6b ADC in 0.18um CMOS," IEEE Int. Solid-State Circuits Conf. Dig Tech. Papers, pp.322-323, Feb 2003
  10. Christoph Sandner, Martin Clara, Andreas Santner, Thomas Hartig, Franz Kuttner, "A 6-bit 1.2-GS/s Low-Power Flash-ADC in 0.13um Digital CMOS," IEEE J. Solid-State Circuits, Vol.40, pp.1499-1505, Jul 2005 https://doi.org/10.1109/JSSC.2005.847215
  11. M. Choi, A. A. Abidi, "A 6-b 1.3-Gsample/s A/D converter in 0.35um CMOS," IEEE J. Solid-State Circuits, Vol.36, No.12, pp.1847-1858, Dec 2001 https://doi.org/10.1109/4.972135
  12. K. Uyttemhove, M. Steyaert, "A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25um CMOS," IEEE J. Solid-State Circuits, Vol.38, No.7, pp.1115-1122, Jul 2003 https://doi.org/10.1109/JSSC.2003.813244
  13. G. Geelen, "A 6b 1.1 GSample/s CMOS A/D converter," IEEE Int. Solid-State Circuits Conf. Dig Tech. Papers, pp.128-129, Feb 2001
  14. P. Scholtens, M. Vertregt, "A 6-b 1.6-Gsample/s flash ADC in 0.18-um CMOS using averaging termination," IEEE J. Solid-State Circuits, Vol.37, No.12, pp.1599-1609, Dec 2002 https://doi.org/10.1109/JSSC.2002.804334