Modeling and Analysing via Formal Logic

정형논리를 이용한 모델링 및 분석

  • Published : 2007.11.07

Abstract

Keywords

References

  1. J. Magee and J. Kramer, Concurrency - State Models and Java Programs, Chichester, John Wiley & Sons, 1999
  2. E. M. Clarke, O. Grumberg and D. Peled, Model Checking, MIT Press, 1999
  3. A. Biere, A. Cimatti, E. Clarke, and Y. Zhu, 'Symbolic model checking without BDDs', In Proceeding of Workshop on Tools and Algorithms for the Construction and Analysis of Systems, LNCS, Springer-Verlag, 1999
  4. A. Biere, A. Cimatti, E. Clarke, Ofer Strichman, and Y. Zhu, 'Bounded Model Checking', Vol. 58 of Advances in Computers, 2003. Academic Press (preprint)
  5. M.W. Moskewicz, C. Madigan, Y. Zhao, L. Zhang and S. Malik, 'Chaff: Engineering an Efficient SAT Solver,' In Proceedings of Design Automation Conference, 2001
  6. http://www.cs.chalmers.se/Cs/Research/For-mal-Methods/MiniSat/
  7. T. Jussila, 'BMC via dynamic atomicity analysis,' In Proceedings of the International Conference on Application of Concurrency to System Design, IEEE Computer Society, June 2004
  8. T. Jussila, K. Heljanko, and I. Niemela, 'BMC via on-the-fly determinization,' In Proceedings of the 1st International Workshop on Bounded Model Checking, 2003
  9. T. Jussila, 'On Bounded Model Checking of Asynchronous System,' PhD thesis, Helsinki University, 2005
  10. S. Park and G. Kwon, 'SAT based Verification Tool for Labeled Transition System,' In Proceedings of SERA2007, IEEE Computer Society, pp.221-226, 2007