참고문헌
- T. Mudge, 'Power: A First-Class Architectural Design Constraint,' IEEE Computer, Vol. 34, no. 4, pp. 52-58, Apr. 2001 https://doi.org/10.1109/2.917539
- M. Baron, 'Analog and CPU Wizards Reduce Digital Power: National Semiconductor and ARM Increase Battery Life,' Microprocessor Report, Vol. 17, No. 1, pp. 10-14, Jan. 2003
- A. Smith, 'Sequential Program Prefetching in Memory Hierarchies,' IEEE Computer, Vol. 11, no. 2, pp.7-21, 1978
- B. Mathew and A. Davis, 'An Energy Efficient High Performance Scratch-pad Memory System' Proceedings of the Design Automation Conference (DAC), 2004
- F. Dahlgren, M. Dubois and P. Stenstrom, 'Fixed and Adaptive Sequential Prefetching in Shared-memory Multiprocessors,' Proceedings of the International Conference on Parallel Processing, pp. I56-63, Aug. 1993 https://doi.org/10.1109/ICPP.1993.92
- T. F. Chen and J. L. Baer, 'Effective Hardware-Based Data Prefetching for High Performance Processors,' IEEE Transactions on Computers, Vol. 44, no. 5, pp. 609-623, May. 1995 https://doi.org/10.1109/12.381947
- D. Nicolaescu, Al. Veidenbaum and A. Nicolau, 'Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors,' Proceedings of the conference on Design, Automation and Test in Europe, pp. 11064-11069, Mar. 2003
- K. Defendorff and P. K. Dubey, 'How Multimedia Workloads Will Change Processor Design,' IEEE Computer, Vol. 30, no. 9, pp. 43-45, Sep. 1997 https://doi.org/10.1109/2.612247
- A. Hasegawa, I. Kawasaki, K. Yamada, S. Yoshioka, S. Kawasaki and P. Biswas, 'SH3: High Code Density, Low Power,' IEEE Micro, Vol. 15, no. 6, pp. 11-19, Dec. 1995 https://doi.org/10.1109/40.476254
- Z. Zhu and X. Zhang, 'Access-mode Predictions for Low-Power Cache Design,' IEEE Micro, Vol. 22, no. 2, pp. 58-71, Mar.-Apr. 2002 https://doi.org/10.1109/MM.2002.997880
- M. D. Hill, Dinero III Cache Simulator, http://www.ece.cmu.edu/~ece 548/tools/ dinero
- A. Srivastava and A. Eustace, 'ATOM: A System for Builing Customized Program Analysis Tools,' Proceedings of the ACM SIGPLAN 94, pp. 196-205, 1994
- P. Shivakumar and N. P. Jouppi, 'CACTI 3.0: An Integrated Cache Timing, Power, and Area Model,' HP Western Research Labs, Tech. Rep. 2001
- M. Zhang and K. Asanovic, 'Highly-Associative Caches for Low-Power Processors,' 33rd International Symposium on Microarchitecture, pp. 196-205, Dec. 2000
- W. T. Shiu, 'Memory Exploration for Low Power Embedded Systems', Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, pp. 250-253, May. 1999 https://doi.org/10.1109/ISCAS.1999.777850
- 이정훈, 최진혁, 김신덕, '저전력 온칩 메모리에 관한 연구 동향 및 개발 방향,' 정보과학회지, 제20권, 제10호, 37-44쪽, 2002년 10월