Journal of information and communication convergence engineering

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지

A Cyclic CMOS Time-to-Digital Converter

  • Choi, Jin-Ho (Dept. of Computer Engineering, Pusan National University of Foreign Studies) ;
  • Kim, Ji-Hong (Dept. of Visual Information Engineering, Dongeui University)
  • Published : 2007.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

A CMOS TDC(time-to-digital converter) is proposed which has a simple cyclic structure. The proposed TDC consists of pulse-shrinking elements, D latches and D flip-flops. The operation is based on pulse-shrinking of the input pulse. The resolution of digital output can be easily improved by increasing the number of the pulse-shrinking elements, D latches and D flip flops. The TDC performance is improved in viewpoints of power consumption and chip area. Simulation results are shown to illustrate the performance of the proposed TDC circuit.

Keywords

References

  1. Abdelouahab Djemouai, Mohamad A. Sawan and Mustapha Slamani, 'New Frequency-Locked Based on CMOS Frequency-to-Voltage Converter: Design and Implementation,' IEEE Trans. On Circuits and System-II; Analog and Digital Signal Processing, vol. 48, no. 5, pp. 441-449, May 2001 https://doi.org/10.1109/82.938354
  2. Norman M. Filiol, Tomas A. D. Riley, Miles A. Copeland and Calvin Plett, 'A Receive Path ${\Sigma}$ ${\Delta}frequency$ to Digital Converter,' IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, pp. 331-334, May 2000
  3. Rahkonen. T. E, 'The Use of Stabilized CMOS Delay Lines for The digitization of Short Time,' IEEE J. Solid State Circuits, vol. 28, no. 8, pp. 887, 1993
  4. M. Morris Mano and Charles R. Kime, Logic and Computer Design Fundamentals, Prentice Hall, 1997, pp. 173-193