Timing Window Shifting by Gate Sizing for Crosstalk Avoidance

크로스톡 회피를 위한 게이트 사이징을 이용한 타이밍 윈도우 이동

  • Zang, Na-Eun (Department of Computer Science and Egineering, Sogang University) ;
  • Kim, Ju-Ho (Department of Computer Science and Egineering, Sogang University)
  • 장나은 (서강대학교 컴퓨터공학과) ;
  • 김주호 (서강대학교 컴퓨터공학과)
  • Published : 2007.11.25

Abstract

This paper presents an efficient heuristic algorithm to avoid crosstalk which effects to delay of CMOS digital circuit by downsizing and upsizing of Gate. The proposed algorithm divide into two step, step1 performs downsizing of gate, step2 performs upsizing, so that avoid adjacent aggressor to critical path in series. The proposed algorithm has been verified on LGSynth91 benchmark circuits and Experimental results show an average 8.64% Crosstalk Avoidance effect. This result proved new potential of proposed algorithm.

본 논문은 CMOS 디지털 회로에서 delay에 영향을 미치는 crosstalk을 gate의 downsizing이나 upsizing으로 발생을 회피하기 위한 효율적인 휴리스틱 알고리즘을 제시한다. 제안된 알고리즘은 게이트 사이징을 2가지 step으로 분류하며 avoidance 효과를 극대화하기 위해서 step1에서는 downsizing, step2에서는 upsizing을 순차적으로 적용하여 critical path에 인접하는 aggressor들을 차례로 회피해 나간다. 제시된 알고리즘은 LGSynth91 벤치마크 회로에 대한 테스트 결과 효율성을 검증 하였으며 실험 결과는 평균적으로 8.64%의 Crosstalk Avoidance 효과를 보여줬다. 이 결과로 제시된 새로운 알고리즘의 가능성을 입증하였다.

Keywords

References

  1. Pinhong Chen, Kurt Keutzer, 'Toward True Crosstalk Noise Analysis' on Dept. of EECS, Univ. of California at Berkeley, in 1999 IEEE
  2. Yasuhiko Sasaki, Giovanni De Micheli, 'Crosstalk Delay Analysis using Relative Window Method' on stanford University Computer System Laboratory, in 1999 IEEE
  3. Tong Xiao, Malgorzata Marek-Sadowska 'Worst Delay Estimation in Crosstalk Aware Static Timing Analysis' on Department of Electrical and Computer Engineering University of California, in 2000 IEEE
  4. Pinhong Chen, Yuji Kukimoto, Kurt Keutzer, 'Refining Switching Window by Time Slots for Crosstalk Noise Calculation', on Dept. of EECS, U.C. Berkeley, Cadence Design System Inc, in 2002 IEEE
  5. Jae-Seok Yang, Jeong-Yeol Kim, Joon-Ho Choi, Moon-Hyun Yoo, Jeong-Taek Kong, 'Elimination of false aggressors using the functional relationship for full-chip crosstalk analysis' on CAE team, Memory Division, Dept. of Device solution Network, Samsung Electronics, in 2003 IEEE
  6. Donald Chai, Alex Kondratyev, Yajun Ran, Kenneth H. Tseng, Yosinori Watanabe, Malgorzata Marek-Sadowska, 'Temporo functional Crosstalk Noise Analysis', on Cadence Design System, in DAC 2003, June 2-6, Anaheim, California, USA
  7. M. Hashimoto, H. Onodera, and K. Tamaru, 'A Power Optimization Method Considering Glitch Reduction by Gate Sizing', in Proceedings of the Inter national Symposium on Low Power Design, pp. 221-226, August 1998
  8. J. Kim, C. Bamji, Y. Jiang, and S. Sapatnekar, , 'Concurrent Transistor Sizing and Buffer Insertion by Considering Cost-Delay Tradeoffs',, in Proceedings of the International Symposium on Physical Design, pp. 130-135, April 1997
  9. A.Rubio, N.Itazaki, X.Zu, and K.Kinoshita. 'An Approach to the Analysis and Detection of Crosstalk Faults in Digital VLSI Circuits'. IEEE Trans. on Computer-Aided Design, 13:387-394, Mar. 1994 https://doi.org/10.1109/43.265680
  10. Sachin S. Sapatnekar and Weitong Chuang, , 'Power vs Delay in Gate Sizing: Conflicting Objectives?', in Proceedings of the 1995 IEEE/ACM International Conference of Computer-Aided Design, pp.463-466, 1995
  11. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A .L. Sangiovanni- Vincentelli. 'SIS: A system for sequential circuit synthesis, Technical Report', UCB/ERL M92/41, Electronics Research Lab, University of California at Berkeley, 1992