참고문헌
- O'Brien, F. E., Jr., Guenther, R.D., 'Global standardization of IMT-2000', Emerging Technologies Symposium: Broadband, Wireless Internet Access, 2000 IEEE ,10-11 April 2000 https://doi.org/10.1109/ETS.2000.916516
- R G. Gallager, 'Low density parity check codes', IRE Trans. Inform Theory, vol. IT-8, pp. 21-28, Jan. 1962 https://doi.org/10.1109/TIT.1962.1057683
- D. J. C. MacKay and R. M. Neal, 'Near Shannon limit performance of low density parity check codes', Electron Lett, vol. 32, pp. 1645-1646, Aug. 1996 https://doi.org/10.1049/el:19961141
- S.-Y. Chung, G. D. Forney Jr., T. J. Richardson, and R. Urbanke, 'On the design of low-density parity-check codes within 0.0045dB of the Shannon limit', IEEE Commun. Lett, vol. 5, pp. 58-60, Feb. 2001 https://doi.org/10.1109/4234.905935
- Tong Zhang, Z. Wang, and K. K. Parhi, 'On finite precision implementation of low-density parity-check codes decoder', in Proc. of 2001 IEEE Int. Symp. on Circuits and Systems (ISCAS), vol. 4, pp. 202-205, Sydney, Australia, May 2001 https://doi.org/10.1109/ISCAS.2001.922207
- DVB-S2 DRAFT ETSI EN 302 307 V1.1.1(204-06), Digital Video Broadcasting-Satellite version 2, ETSI, 2004
- T. J. Richardson, and R. Urbanke, 'Efficient Encoding of Low-Density Parity-Check Codes', IEEE Trans. Inform Theory, vol. 47, No.2, pp. 638-656, Feb. 2001 https://doi.org/10.1109/18.910579
- Li Ping, W. K. Leung, and Nam Phamdo, 'Low density parity check codes with semi -random parity check matrix', lEE Electronics Lett, vol. 35, pp. 38-39, Jan. 1999 https://doi.org/10.1049/el:19990065
- Tong Zhang, and Keshab K. Parhi, 'A 54 Mbps (3,6)-regular FPGA LDPC decoder', Signal Processing Systems, 2002. IEEE Workshop (SiPS). pp. 16-18, San Diego, USA, Oct. 2002
- D. J. C. MacKay, 'Good error-correcting codes based on very sparse matrices', IEEE Trans. Inform. Theory, vol. 45, pp. 399-431, Mar. 1999 https://doi.org/10.1109/18.748992
- Hao Zhong and Tong Zhang, 'Design of VLSI Implementation-Oriented LDPC codes', IEEE Vehicular Technology Conference, Orlando, USA, Oct. 2003
- R. Echard, and Shih-Chun Chang, 'The pi-rotation low-density parity check codes', IEEE Global Telecom Conf, vol. 2, pp. 980-984, San Antonio, USA, Nov. 2001 https://doi.org/10.1109/GLOCOM.2001.965564
- T. Zhang, and K. K. Parhi, 'VLSI implementation-oriented (3,k)-regular low- density parity check codes', IEEE Workshop, signal processing systems(SiPS), pp. 25-36, Antwerp, Belgium, Sept. 2001 https://doi.org/10.1109/SIPS.2001.957328
- J. Campello, and D. S. Modha, 'Extended bitfilling and ldpc code design', IEEE Global Telecom Conf, 2001, San Antonio, USA, pp. 985-989, Nov. 2001 https://doi.org/10.1109/GLOCOM.2001.965565
- Jinghu Chen, Fossorier, M.P.C., 'Near optimum universal belief propagation based decoding of low-desity parity check codes', Communications, IEEE Transactions on, Volume 50 Issue 3 Pages 406-414, March 2002 https://doi.org/10.1109/26.990903
- Hao Zhong, and Tong Zhang, 'Block-LDPC: A Practical LDPC Coding System Design Approach', IEEE Transaction on Circuit and Systems, Regular papers; vol. 52, No. 4 pp. 766-775, April 2005 https://doi.org/10.1109/TCSI.2005.844113
- A. J. Felstrom and K. S. Zigangirov, 'Timevarying periodic convolutional codes with low-density parity-check matrix,' IEEE Trans. Information Theory, vol. 45, no. 6, September 1999 https://doi.org/10.1109/18.782171
- S. Bates and G. Block, 'A memory-based architecture for FPGA implementations of lowdensity parity-check decoders', in Proceedings of IEEE Symposium on Circuits and Systems (ISCAS), 2005. pp. 336 - 339 Vol. 1, Kobe, Japan, 23-26 May 2005 https://doi.org/10.1109/ISCAS.2005.1464593
- S. Bates and G. Block, 'A memory-based architecture for FPGA implementations of lowdensity parity-check decoders', in Proceedings of IEEE Symposium on Circuits and Systems (ISCAS), 2005. pp. 4513-4516 Vol. 5, Kobe, Japan, 23-26 May 2005 https://doi.org/10.1109/ISCAS.2005.1464593