참고문헌
- Y. Zorian, 'Testing the monster chip', IEEE Spectrum, Vol. 36, pp. 54-60, 1999 https://doi.org/10.1109/6.774966
- S. Pateras, 'Achieving at-speed structural test', IEEE Design & Test of Computers, Vol. 20, pp. 26-33, 2003 https://doi.org/10.1109/MDT.2003.1232253
- P. Girard, 'Survey of Low-Power Testing of VLSI Circuits', IEEE Design & Test of Computers, Vol. 19, No.3, pp. 82-92, 2002 https://doi.org/10.1109/MDT.2002.1003802
- N.Z. Basturkmen, S.M. Reddy and I. Pomeranz, 'A low power pseudo-random BIST technique', Proc. of IEEE Int. Conf. on Computer Design: VLSI in Computers and Processors, pp. 468-473, 2002 https://doi.org/10.1109/ICCD.2002.1106815
- S. Wang and S.K. Gupta, 'LT-RTPG: a new test-per-scan BIST TPG for low heat dissipation', Proc. of IEEE Int. Test Conf., pp. 85-94, 1999 https://doi.org/10.1109/TEST.1999.805617
- Xiaodong Zhang and K. Roy, 'Power reduction in test-per-scan BIST', Proc. of 6th IEEE International, pp. 133-138, 2000 https://doi.org/10.1109/OLT.2000.856625
- Kicheol Kim, Dongsup Song, Incheol Kim, Sungho Kang, 'A New Low Power Test Pattern Generator for BIST Architecture', IEICE Transactions on Electronics, Vol. E88-C, No. 10, pp. 2037-2038, 2005 https://doi.org/10.1093/ietele/e88-c.10.2037
- N. Ahmed, M.H. Tehranipour, M. Nourani, 'Low power pattern generation for BIST architecture', Proc. of the 2004 International Symposium on Circuits and Systems, Vol. 2, pp. 689-692, 2004
- K.M. Butler, J. Saxena, A. Jain, T. Fryars, J. Lewis, G. Hetherington, 'Minimizing power consumption in scan testing: pattern generation and DFT techniques', Proc. of IEEE Int. Test Conf., pp. 355-364, 2004 https://doi.org/10.1109/TEST.2004.1386971
- S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, K. Roy, 'Low-power scan design using first-level supply gating', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 13, Issue 3, pp. 384-395, 2005 https://doi.org/10.1109/TVLSI.2004.842885