References
- V. Zyuban, 'Optimization of scannable latches for low energy,' IEEE Trans. VLSI Systems, vol. 11, no. 5, pp.778-788, Oct. 2003 https://doi.org/10.1109/TVLSI.2003.814322
- Franco Ricci, and et. al., 'A 1.5 GHz 90 nm embedded microprocessor core,' International Symposium on VLSI Circuits, pp.l2-l5, 16-18 June 2005 https://doi.org/10.1109/VLSIC.2005.1469322
- J.P. Hurst and N. Kanopoulos, 'Flip-flop sharing in standard scan path to enhance delay fault testing of sequential circuits,' Test Symposium, Proceedings of the Fourth Asian, pp.346-352, 23-24 Nov. 1995 https://doi.org/10.1109/ATS.1995.485359