References
- M. Datta. T. Osaka, J.W. Schultze: Microelectronic Packaging, CRC Press, 2005, 1-28, 167-200
- J.H. Lau : Low Cost Flip Chip Technologies, McGraw-Hill, 2001, 1-17, 27-90
- J.W. Kim, D,G. Kim, W.S. Hong, S.B. Jung : Evaluation of Solder Joint Reliability in Flip Chip Packages during Accelerated Testing, Journal of Electronic Materials, 34, (2005), 1550-1557 https://doi.org/10.1007/s11664-005-0164-8
- R. Nayve, M, Fujii, A. Fukugawa, T. Takeuchi, M. Murata, Y. Yamada, M. Koyanagi : High-Resolution Long-Array Thermal Ink Jet Printhead Fabricated by Anisotropic Wet Etching and Deep Si RIE, Journal of Microelectromechanical Systems, 13, (2004), 814-821 https://doi.org/10.1109/JMEMS.2004.835785
- H. Tanaka, D. Cheng, M. Shikida. K. Sato : Characterization of anisotropic wet etching properties of single crystal silicon: Effects of ppb-level of Cu and Pb in KOH solution. Sensors and Actuators A:Physical. 128, (2006). 125-131 https://doi.org/10.1016/j.sna.2006.01.011
- O. Geschke, H. Klank. P. Tellemann : Microsvstem Engineering of Lab-on-a-Chip Devices. WILEY-VCH, 2004. 117-160
- Kyu-Ha Lee, Eun-Ju Oh, Sung-Pyo Hong, ChangChae Shur : Si carrier fabrication using Si anisotropic property and the application of fine pitch for flip chip solder bump, Journal of the Korean Institute of Metals and Materials. 44. (2006), 129-135 (in Korean)
- F. Laermer, A. Urban: Milestones in deep reactive ion etching, Proc. 13th International Conference on Solid-State Sensors, Actuators and Microsystems, (2005), 1118-1121
- N. Koshoubu, S. Ishizawa. H. Tsunetsugu, H. Takahara : Advanced flip chip bonding techniques using transferred microsolder bumps. IEEE Transactions on Components and Packaging Technologies, 23, (2000). 399-404 https://doi.org/10.1109/6144.846781
- Y.K. Tsui. S.W. Ricky Lee: Design and fabrication' of a flip-chip-on-chip 3-D packaging structure with a through-silicon via for underfill dispensing. IEEE Transactions on Advanced Packaging. 28. (2005), 413-420 https://doi.org/10.1109/TADVP.2005.852833
- K. Hara, Y. Kurashima. N. Hashimoto. K. Matsui. Y. Matsuo, I. Mivazawa. T. Kobayashi. Y, Yokoyama. M. Fukazawa : Optimization for chip stack in 3-D packaging. IEEE Transactions on Advanced Packaging. 28. (2005). 367-376 https://doi.org/10.1109/TADVP.2005.852978
- B. Morgan. X. Hua, T. Iguchi. T. Tomioka. G.S. Oehrlein. R. Ghodssi : Substrate interconnect technologies for 3-D MEMS packaging, Microelectronic Engineering. 81. (2005). 106-116 https://doi.org/10.1016/j.mee.2005.04.004